 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| REJ09B0402-0200 The revision list can be viewed directly by clicking the title page. www..com The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text. 32 SH7137 Group Hardware Manual Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family SH7136 SH7137 R5F7136 R5F7137 Rev.2.00 Revision Date: Sep. 10, 2008 www..com Rev. 2.00 Sep. 10, 2008 Page ii of xxvi Notes regarding these materials www..com 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications. 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries. Rev. 2.00 Sep. 10, 2008 Page iii of xxvi General Precautions on Handling of Product www..com 1. Treatment of NC Pins Note: Do not connect anything to the NC pins. The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed. 2. Treatment of Unused Input Pins Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur. 3. Processing before Initialization Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on. 4. Prohibition of Access to Undefined or Reserved Addresses Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed. Rev. 2.00 Sep. 10, 2008 Page iv of xxvi Configuration of This Manual www..com This manual comprises the following items: 1. 2. 3. 4. 5. 6. General Precautions on Handling of Product Configuration of This Manual Preface Contents Overview Description of Functional Modules * CPU and System-Control Modules * On-Chip Peripheral Modules The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items: i) Feature ii) Input/Output Pin iii) Register Description iv) Operation v) Usage Note When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section. 7. List of Registers 8. Electrical Characteristics 9. Appendix 10. Main Revisions and Additions in this Edition (only for revised versions) The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual. 11. Index Rev. 2.00 Sep. 10, 2008 Page v of xxvi Preface www..com The SH7136 and SH7137 Group RISC (Reduced Instruction Set Computer) microcomputers include a Renesas Technology-original RISC CPU as its core, and the peripheral functions required to configure a system. Target Users: This manual was written for users who will be using the SH7136 and SH7137 Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers. Objective: This manual was written to explain the hardware functions and electrical characteristics of the SH7136 and SH7137 Group to the target users. Refer to the SH-1/SH-2/SH-DSP Software Manual for a detailed description of the instruction set. Notes on reading this manual: * In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics. * In order to understand the details of the CPU's functions Read the SH-1/SH-2/SH-DSP Software Manual. * In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 25, List of Registers. Examples: Register name: The following notation is used for cases when the same or a similar function, e.g. serial communication interface, is implemented on more than one channel: XXX_N (XXX is the register name and N is the channel number) Bit order: The MSB is on the left and the LSB is on the right. Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal is xxxx. Signal notation: An overbar is added to a low-active signal: xxxx Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require. http://www.renesas.com/ Rev. 2.00 Sep. 10, 2008 Page vi of xxvi SH7136 and SH7137 Group manuals: Document Title SH7137 Group Hardware Manual SH-1/SH-2/SH-DSP Software Manual www..com Document No. This manual REJ09B0171 User's manuals for development tools: Document Title SuperH RISC engine C/C++ Compiler, Assembler, Optimizing Linkage Editor Compiler Package V.9.00 User's Manual SuperHTM RISC engine High-performance Embedded Workshop 3 User's Manual SuperH RISC engine High-performance Embedded Workshop 3 Tutorial TM Document No. REJ10B0152 REJ10B0025 REJ10B0023 Application note: Document Title SuperH RISC engine C/C++ Compiler Package Application Note Document No. REJ05B0463 All trademarks and registered trademarks are the property of their respective owners. Rev. 2.00 Sep. 10, 2008 Page vii of xxvi www..com Rev. 2.00 Sep. 10, 2008 Page viii of xxvi Contents www..com Section 1 Overview................................................................................................1 1.1 1.2 1.3 1.4 Features of SH7136 and SH7137........................................................................................... 1 Block Diagram ....................................................................................................................... 7 Pin Assignments..................................................................................................................... 8 Pin Functions ....................................................................................................................... 10 Section 2 CPU......................................................................................................17 2.1 2.2 Features................................................................................................................................ 17 Register Configuration......................................................................................................... 18 2.2.1 General Registers (Rn)............................................................................................ 19 2.2.2 Control Registers .................................................................................................... 19 2.2.3 System Registers..................................................................................................... 21 2.2.4 Initial Values of Registers....................................................................................... 21 Data Formats........................................................................................................................ 22 2.3.1 Register Data Format .............................................................................................. 22 2.3.2 Memory Data Formats ............................................................................................ 22 2.3.3 Immediate Data Formats......................................................................................... 23 Features of Instructions........................................................................................................ 23 2.4.1 RISC Type .............................................................................................................. 23 2.4.2 Addressing Modes .................................................................................................. 26 2.4.3 Instruction Formats ................................................................................................. 29 Instruction Set ...................................................................................................................... 33 2.5.1 Instruction Set by Type........................................................................................... 33 2.5.2 Data Transfer Instructions....................................................................................... 37 2.5.3 Arithmetic Operation Instructions .......................................................................... 39 2.5.4 Logic Operation Instructions .................................................................................. 41 2.5.5 Shift Instructions..................................................................................................... 42 2.5.6 Branch Instructions ................................................................................................. 43 2.5.7 System Control Instructions.................................................................................... 44 Processing States.................................................................................................................. 46 2.3 2.4 2.5 2.6 Section 3 MCU Operating Modes .......................................................................49 3.1 3.2 3.3 Selection of Operating Modes.............................................................................................. 49 Input/Output Pins ................................................................................................................. 50 Operating Modes.................................................................................................................. 51 3.3.1 Mode 0 (MCU Extension Mode 0) ......................................................................... 51 Rev. 2.00 Sep. 10, 2008 Page ix of xxvi 3.4 3.5 3.6 3.3.2 Mode 2 (MCU Extension Mode 2) ......................................................................... 51 3.3.3 Mode 3 (Single Chip Mode) ................................................................................... 51 www..com Address Map ........................................................................................................................ 52 Initial State in This LSI........................................................................................................ 54 Note on Changing Operating Mode ..................................................................................... 54 Section 4 Clock Pulse Generator (CPG) ............................................................. 55 4.1 4.2 4.3 4.4 Features................................................................................................................................ 55 Input/Output Pins................................................................................................................. 59 Clock Operating Mode......................................................................................................... 60 Register Descriptions........................................................................................................... 65 4.4.1 Frequency Control Register (FRQCR) ................................................................... 65 4.4.2 Oscillation Stop Detection Control Register (OSCCR) .......................................... 68 Changing Frequency ............................................................................................................ 69 Oscillator.............................................................................................................................. 70 4.6.1 Connecting Crystal Resonator ................................................................................ 70 4.6.2 External Clock Input Method ................................................................................. 71 Function for Detecting Oscillator Stop ................................................................................ 72 Usage Notes ......................................................................................................................... 73 4.8.1 Note on Crystal Resonator...................................................................................... 73 4.8.2 Notes on Board Design ........................................................................................... 73 4.5 4.6 4.7 4.8 Section 5 Exception Handling ............................................................................. 75 5.1 Overview.............................................................................................................................. 75 5.1.1 Types of Exception Handling and Priority ............................................................. 75 5.1.2 Exception Handling Operations.............................................................................. 76 5.1.3 Exception Handling Vector Table .......................................................................... 77 Resets................................................................................................................................... 79 5.2.1 Types of Resets....................................................................................................... 79 5.2.2 Power-On Reset ...................................................................................................... 79 5.2.3 Manual Reset .......................................................................................................... 80 Address Errors ..................................................................................................................... 81 5.3.1 Address Error Sources ............................................................................................ 81 5.3.2 Address Error Exception Source............................................................................. 82 Interrupts.............................................................................................................................. 83 5.4.1 Interrupt Sources..................................................................................................... 83 5.4.2 Interrupt Priority ..................................................................................................... 84 5.4.3 Interrupt Exception Handling ................................................................................. 84 Exceptions Triggered by Instructions .................................................................................. 85 5.5.1 Types of Exceptions Triggered by Instructions ...................................................... 85 5.2 5.3 5.4 5.5 Rev. 2.00 Sep. 10, 2008 Page x of xxvi 5.6 5.7 5.8 5.5.2 Trap Instructions ..................................................................................................... 85 5.5.3 Illegal Slot Instructions ........................................................................................... 86 www..com 5.5.4 General Illegal Instructions..................................................................................... 86 Cases when Exceptions are Accepted .................................................................................. 87 Stack States after Exception Handling Ends ........................................................................ 88 Usage Notes ......................................................................................................................... 90 5.8.1 Value of Stack Pointer (SP) .................................................................................... 90 5.8.2 Value of Vector Base Register (VBR) .................................................................... 90 5.8.3 Address Errors Caused by Stacking for Address Error Exception Handling .......... 90 5.8.4 Notes on Slot Illegal Instruction Exception Handling ............................................ 91 Section 6 Interrupt Controller (INTC) .................................................................93 6.1 6.2 6.3 Features................................................................................................................................ 93 Input/Output Pins ................................................................................................................. 95 Register Descriptions ........................................................................................................... 96 6.3.1 Interrupt Control Register 0 (ICR0)........................................................................ 97 6.3.2 IRQ Control Register (IRQCR) .............................................................................. 98 6.3.3 IRQ Status register (IRQSR) ................................................................................ 100 6.3.4 Interrupt Priority Registers A, D to F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM).......................................................... 103 Interrupt Sources................................................................................................................ 106 6.4.1 External Interrupts ................................................................................................ 106 6.4.2 On-Chip Peripheral Module Interrupts ................................................................. 107 6.4.3 User Break Interrupt ............................................................................................. 107 Interrupt Exception Handling Vector Table....................................................................... 108 Interrupt Operation............................................................................................................. 112 6.6.1 Interrupt Sequence ................................................................................................ 112 6.6.2 Stack after Interrupt Exception Handling ............................................................. 115 Interrupt Response Time.................................................................................................... 115 Data Transfer with Interrupt Request Signals .................................................................... 117 6.8.1 Handling Interrupt Request Signals as Sources for DTC Activation and CPU Interrupts ............................................................................................... 118 6.8.2 Handling Interrupt Request Signals as Sources for DTC Activation, but Not CPU Interrupts ......................................................................................... 118 6.8.3 Handling Interrupt Request Signals as Sources for CPU Interrupts, but Not DTC Activation........................................................................................ 119 Usage Note......................................................................................................................... 119 6.4 6.5 6.6 6.7 6.8 6.9 Rev. 2.00 Sep. 10, 2008 Page xi of xxvi Section 7 User Break Controller (UBC)............................................................ 121 www..com 7.1 7.2 7.3 Features.............................................................................................................................. 121 Input/Output Pins............................................................................................................... 123 Register Descriptions......................................................................................................... 124 7.3.1 Break Address Register A (BARA)...................................................................... 125 7.3.2 Break Address Mask Register A (BAMRA)......................................................... 125 7.3.3 Break Bus Cycle Register A (BBRA)................................................................... 126 7.3.4 Break Data Register A (BDRA) ........................................................................... 128 7.3.5 Break Data Mask Register A (BDMRA) .............................................................. 129 7.3.6 Break Address Register B (BARB) ...................................................................... 130 7.3.7 Break Address Mask Register B (BAMRB) ......................................................... 131 7.3.8 Break Data Register B (BDRB)............................................................................ 132 7.3.9 Break Data Mask Register B (BDMRB)............................................................... 133 7.3.10 Break Bus Cycle Register B (BBRB) ................................................................... 134 7.3.11 Break Control Register (BRCR) ........................................................................... 136 7.3.12 Execution Times Break Register (BETR)............................................................. 141 7.3.13 Branch Source Register (BRSR)........................................................................... 142 7.3.14 Branch Destination Register (BRDR)................................................................... 143 Operation ........................................................................................................................... 144 7.4.1 Flow of the User Break Operation ........................................................................ 144 7.4.2 User Break on Instruction Fetch Cycle ................................................................. 145 7.4.3 Break on Data Access Cycle................................................................................. 146 7.4.4 Sequential Break................................................................................................... 147 7.4.5 Value of Saved Program Counter ......................................................................... 147 7.4.6 PC Trace ............................................................................................................... 148 7.4.7 Usage Examples.................................................................................................... 149 Usage Notes ....................................................................................................................... 154 7.4 7.5 Section 8 Data Transfer Controller (DTC)........................................................ 157 8.1 8.2 Features.............................................................................................................................. 157 Register Descriptions......................................................................................................... 159 8.2.1 DTC Mode Register A (MRA) ............................................................................. 160 8.2.2 DTC Mode Register B (MRB).............................................................................. 161 8.2.3 DTC Source Address Register (SAR)................................................................... 163 8.2.4 DTC Destination Address Register (DAR)........................................................... 163 8.2.5 DTC Transfer Count Register A (CRA) ............................................................... 164 8.2.6 DTC Transfer Count Register B (CRB)................................................................ 165 8.2.7 DTC Enable Registers A to E (DTCERA to DTCERE) ....................................... 166 8.2.8 DTC Control Register (DTCCR) .......................................................................... 167 Rev. 2.00 Sep. 10, 2008 Page xii of xxvi 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.2.9 DTC Vector Base Register (DTCVBR)................................................................ 169 8.2.10 Bus Function Extending Register (BSCEHR) ...................................................... 169 www..com Activation Sources ............................................................................................................. 170 Location of Transfer Information and DTC Vector Table ................................................. 170 Operation ........................................................................................................................... 175 8.5.1 Transfer Information Read Skip Function ............................................................ 180 8.5.2 Transfer Information Writeback Skip Function .................................................... 181 8.5.3 Normal Transfer Mode ......................................................................................... 181 8.5.4 Repeat Transfer Mode........................................................................................... 182 8.5.5 Block Transfer Mode ............................................................................................ 184 8.5.6 Chain Transfer ...................................................................................................... 185 8.5.7 Operation Timing.................................................................................................. 187 8.5.8 Number of DTC Execution Cycles ....................................................................... 190 8.5.9 DTC Bus Release Timing ..................................................................................... 192 8.5.10 DTC Activation Priority Order ............................................................................. 195 DTC Activation by Interrupt.............................................................................................. 196 Examples of Use of the DTC ............................................................................................. 197 8.7.1 Normal Transfer Mode ......................................................................................... 197 8.7.2 Chain Transfer when Counter = 0......................................................................... 197 Interrupt Sources................................................................................................................ 199 Usage Notes ....................................................................................................................... 199 8.9.1 Module Standby Mode Setting ............................................................................. 199 8.9.2 On-Chip RAM ...................................................................................................... 199 8.9.3 DTCE Bit Setting.................................................................................................. 199 8.9.4 Chain Transfer ...................................................................................................... 199 8.9.5 Transfer Information Start Address, Source Address, and Destination Address ................................................................................................................. 200 8.9.6 Access to DTC Registers through DTC................................................................ 200 8.9.7 Notes on IRQ Interrupt as DTC Activation Source .............................................. 200 8.9.8 Notes on SCI as DTC Activation Sources ............................................................ 200 8.9.9 Clearing Interrupt Source Flag.............................................................................. 200 8.9.10 Conflict between NMI Interrupt and DTC Activation .......................................... 200 8.9.11 Operation When a DTC Activation Request is Cancelled While in Progress....... 201 Section 9 Bus State Controller (BSC)................................................................203 9.1 9.2 9.3 Features.............................................................................................................................. 203 Input/Output Pins ............................................................................................................... 205 Area Overview ................................................................................................................... 205 9.3.1 Area Division........................................................................................................ 205 9.3.2 Address Map ......................................................................................................... 205 Rev. 2.00 Sep. 10, 2008 Page xiii of xxvi 9.4 9.5 Register Descriptions......................................................................................................... 209 9.4.1 Common Control Register (CMNCR) .................................................................. 209 www..com 9.4.2 CSn Space Bus Control Register (CSnBCR) (n = 0 and 1) .................................. 211 9.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 and 1)................................ 214 9.4.4 Bus Function Extending Register (BSCEHR) ...................................................... 216 Operation ........................................................................................................................... 220 9.5.1 Endian/Access Size and Data Alignment.............................................................. 220 9.5.2 Normal Space Interface ........................................................................................ 221 9.5.3 Access Wait Control ............................................................................................. 224 9.5.4 CSn Assert Period Extension ................................................................................ 226 9.5.5 Wait between Access Cycles ................................................................................ 227 9.5.6 Bus Arbitration ..................................................................................................... 230 9.5.7 Others.................................................................................................................... 234 9.5.8 Access to On-Chip FLASH and On-Chip RAM by CPU ..................................... 235 9.5.9 Access to On-Chip Peripheral I/O Registers by CPU........................................... 235 9.5.10 Access to External Memory by CPU .................................................................... 237 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2)................................... 239 10.1 Features.............................................................................................................................. 239 10.2 Input/Output Pins............................................................................................................... 245 10.3 Register Descriptions......................................................................................................... 246 10.3.1 Timer Control Register (TCR).............................................................................. 250 10.3.2 Timer Mode Register (TMDR)............................................................................. 254 10.3.3 Timer I/O Control Register (TIOR)...................................................................... 257 10.3.4 Timer Compare Match Clear Register (TCNTCMPCLR).................................... 276 10.3.5 Timer Interrupt Enable Register (TIER)............................................................... 277 10.3.6 Timer Status Register (TSR)................................................................................. 282 10.3.7 Timer Buffer Operation Transfer Mode Register (TBTM)................................... 290 10.3.8 Timer Input Capture Control Register (TICCR)................................................... 291 10.3.9 Timer Synchronous Clear Register (TSYCR) ...................................................... 293 10.3.10 Timer A/D Converter Start Request Control Register (TADCR) ......................... 295 10.3.11 Timer A/D Converter Start Request Cycle Set Registers (TADCORA_4 and TADCORB_4)...................................................................... 298 10.3.12 Timer A/D Converter Start Request Cycle Set Buffer Registers (TADCOBRA_4 and TADCOBRB_4) ................................................................ 298 10.3.13 Timer Counter (TCNT)......................................................................................... 299 10.3.14 Timer General Register (TGR) ............................................................................. 299 10.3.15 Timer Start Register (TSTR) ................................................................................ 300 10.3.16 Timer Synchronous Register (TSYR)................................................................... 302 10.3.17 Timer Counter Synchronous Start Register (TCSYSTR) ..................................... 304 Rev. 2.00 Sep. 10, 2008 Page xiv of xxvi 10.4 10.5 10.6 10.7 10.3.18 Timer Read/Write Enable Register (TRWER) ..................................................... 307 10.3.19 Timer Output Master Enable Register (TOER) .................................................... 308 www..com 10.3.20 Timer Output Control Register 1 (TOCR1) .......................................................... 309 10.3.21 Timer Output Control Register 2 (TOCR2) .......................................................... 312 10.3.22 Timer Output Level Buffer Register (TOLBR) .................................................... 315 10.3.23 Timer Gate Control Register (TGCR) .................................................................. 316 10.3.24 Timer Subcounter (TCNTS) ................................................................................. 318 10.3.25 Timer Dead Time Data Register (TDDR)............................................................. 319 10.3.26 Timer Cycle Data Register (TCDR) ..................................................................... 319 10.3.27 Timer Cycle Buffer Register (TCBR)................................................................... 320 10.3.28 Timer Interrupt Skipping Set Register (TITCR) ................................................... 320 10.3.29 Timer Interrupt Skipping Counter (TITCNT)....................................................... 322 10.3.30 Timer Buffer Transfer Set Register (TBTER) ...................................................... 323 10.3.31 Timer Dead Time Enable Register (TDER).......................................................... 325 10.3.32 Timer Waveform Control Register (TWCR) ........................................................ 326 10.3.33 Bus Master Interface............................................................................................. 328 Operation ........................................................................................................................... 329 10.4.1 Basic Functions..................................................................................................... 329 10.4.2 Synchronous Operation......................................................................................... 335 10.4.3 Buffer Operation ................................................................................................... 337 10.4.4 Cascaded Operation .............................................................................................. 341 10.4.5 PWM Modes ......................................................................................................... 346 10.4.6 Phase Counting Mode........................................................................................... 351 10.4.7 Reset-Synchronized PWM Mode.......................................................................... 358 10.4.8 Complementary PWM Mode................................................................................ 361 10.4.9 A/D Converter Start Request Delaying Function.................................................. 405 10.4.10 MTU2-MTU2S Synchronous Operation.............................................................. 409 10.4.11 External Pulse Width Measurement...................................................................... 415 10.4.12 Dead Time Compensation..................................................................................... 416 10.4.13 TCNT Capture at Crest and/or Trough in Complementary PWM Operation ....... 418 Interrupt Sources................................................................................................................ 419 10.5.1 Interrupt Sources and Priorities ............................................................................ 419 10.5.2 DTC Activation..................................................................................................... 421 10.5.3 A/D Converter Activation..................................................................................... 422 Operation Timing............................................................................................................... 424 10.6.1 Input/Output Timing ............................................................................................. 424 10.6.2 Interrupt Signal Timing......................................................................................... 431 Usage Notes ....................................................................................................................... 436 10.7.1 Module Standby Mode Setting ............................................................................. 436 10.7.2 Input Clock Restrictions ....................................................................................... 436 Rev. 2.00 Sep. 10, 2008 Page xv of xxvi 10.7.3 Caution on Period Setting ..................................................................................... 437 10.7.4 Contention between TCNT Write and Clear Operations...................................... 437 www..com 10.7.5 Contention between TCNT Write and Increment Operations............................... 438 10.7.6 Contention between TGR Write and Compare Match.......................................... 439 10.7.7 Contention between Buffer Register Write and Compare Match ......................... 440 10.7.8 Contention between Buffer Register Write and TCNT Clear ............................... 441 10.7.9 Contention between TGR Read and Input Capture............................................... 442 10.7.10 Contention between TGR Write and Input Capture.............................................. 443 10.7.11 Contention between Buffer Register Write and Input Capture ............................. 444 10.7.12 TCNT_2 Write and Overflow/Underflow Contention in Cascade Connection .... 444 10.7.13 Counter Value during Complementary PWM Mode Stop .................................... 446 10.7.14 Buffer Operation Setting in Complementary PWM Mode ................................... 446 10.7.15 Reset Sync PWM Mode Buffer Operation and Compare Match Flag .................. 447 10.7.16 Overflow Flags in Reset Synchronous PWM Mode ............................................. 448 10.7.17 Contention between Overflow/Underflow and Counter Clearing......................... 449 10.7.18 Contention between TCNT Write and Overflow/Underflow................................ 450 10.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to Reset-Synchronized PWM Mode ......................................................................... 450 10.7.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode..................................................................................................................... 451 10.7.21 Interrupts in Module Standby Mode ..................................................................... 451 10.7.22 Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection............ 451 10.8 MTU2 Output Pin Initialization......................................................................................... 452 10.8.1 Operating Modes .................................................................................................. 452 10.8.2 Reset Start Operation ............................................................................................ 452 10.8.3 Operation in Case of Re-Setting Due to Error During Operation, etc. ................. 453 10.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation, etc. ........................................................................................... 454 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) .............................. 485 11.1 Input/Output Pins............................................................................................................... 489 11.2 Register Descriptions......................................................................................................... 490 Section 12 Port Output Enable (POE) ............................................................... 493 12.1 Features.............................................................................................................................. 493 12.2 Input/Output Pins............................................................................................................... 495 12.3 Register Descriptions......................................................................................................... 497 12.3.1 Input Level Control/Status Register 1 (ICSR1) .................................................... 498 12.3.2 Output Level Control/Status Register 1 (OCSR1) ................................................ 501 12.3.3 Input Level Control/Status Register 2 (ICSR2) .................................................... 503 Rev. 2.00 Sep. 10, 2008 Page xvi of xxvi 12.3.4 Output Level Control/Status Register 2 (OCSR2) ................................................ 506 12.3.5 Input Level Control/Status Register 3 (ICSR3) .................................................... 508 www..com 12.3.6 Software Port Output Enable Register (SPOER) .................................................. 510 12.3.7 Port Output Enable Control Register 1 (POECR1)............................................... 511 12.3.8 Port Output Enable Control Register 2 (POECR2)............................................... 513 12.4 Operation ........................................................................................................................... 516 12.4.1 Input Level Detection Operation........................................................................... 517 12.4.2 Output-Level Compare Operation ........................................................................ 518 12.4.3 Release from High-Impedance State..................................................................... 519 12.5 Interrupts............................................................................................................................ 520 12.6 Usage Note......................................................................................................................... 520 12.6.1 Pin State when a Power-On Reset is Issued from the Watchdog Timer ............... 520 Section 13 Watchdog Timer (WDT)..................................................................523 13.1 Features.............................................................................................................................. 523 13.2 Input/Output Pin for WDT................................................................................................. 525 13.3 Register Descriptions ......................................................................................................... 526 13.3.1 Watchdog Timer Counter (WTCNT).................................................................... 526 13.3.2 Watchdog Timer Control/Status Register (WTCSR)............................................ 527 13.3.3 Notes on Register Access...................................................................................... 529 13.4 Operation ........................................................................................................................... 530 13.4.1 Revoking Software Standbys................................................................................ 530 13.4.2 Using Watchdog Timer Mode .............................................................................. 530 13.4.3 Using Interval Timer Mode .................................................................................. 531 13.5 Usage Note......................................................................................................................... 532 13.5.1 WTCNT Setting Value ......................................................................................... 532 Section 14 Serial Communication Interface (SCI) ............................................533 14.1 Features.............................................................................................................................. 533 14.2 Input/Output Pins ............................................................................................................... 535 14.3 Register Descriptions ......................................................................................................... 536 14.3.1 Receive Shift Register (SCRSR)........................................................................... 537 14.3.2 Receive Data Register (SCRDR) .......................................................................... 537 14.3.3 Transmit Shift Register (SCTSR) ......................................................................... 537 14.3.4 Transmit Data Register (SCTDR)......................................................................... 538 14.3.5 Serial Mode Register (SCSMR)............................................................................ 538 14.3.6 Serial Control Register (SCSCR).......................................................................... 541 14.3.7 Serial Status Register (SCSSR) ............................................................................ 544 14.3.8 Serial Port Register (SCSPTR) ............................................................................. 550 14.3.9 Serial Direction Control Register (SCSDCR)....................................................... 552 Rev. 2.00 Sep. 10, 2008 Page xvii of xxvi 14.3.10 Bit Rate Register (SCBRR) .................................................................................. 553 14.4 Operation ........................................................................................................................... 564 www..com 14.4.1 Overview .............................................................................................................. 564 14.4.2 Operation in Asynchronous Mode ........................................................................ 566 14.4.3 Clock Synchronous Mode..................................................................................... 576 14.4.4 Multiprocessor Communication Function ............................................................ 585 14.4.5 Multiprocessor Serial Data Transmission ............................................................. 587 14.4.6 Multiprocessor Serial Data Reception .................................................................. 588 14.5 SCI Interrupt Sources and DTC ......................................................................................... 591 14.6 Serial Port Register (SCSPTR) and SCI Pins .................................................................... 592 14.7 Usage Notes ....................................................................................................................... 594 14.7.1 SCTDR Writing and TDRE Flag.......................................................................... 594 14.7.2 Multiple Receive Error Occurrence ...................................................................... 594 14.7.3 Break Detection and Processing ........................................................................... 595 14.7.4 Sending a Break Signal......................................................................................... 595 14.7.5 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode) ...... 595 14.7.6 Note on Using DTC .............................................................................................. 597 14.7.7 Note on Using External Clock in Clock Synchronous Mode................................ 597 14.7.8 Module Standby Mode Setting ............................................................................. 597 Section 15 Synchronous Serial Communication Unit (SSU) ............................ 599 15.1 Features.............................................................................................................................. 599 15.2 Input/Output Pins............................................................................................................... 601 15.3 Register Descriptions......................................................................................................... 602 15.3.1 SS Control Register H (SSCRH) .......................................................................... 603 15.3.2 SS Control Register L (SSCRL) ........................................................................... 605 15.3.3 SS Mode Register (SSMR) ................................................................................... 606 15.3.4 SS Enable Register (SSER) .................................................................................. 607 15.3.5 SS Status Register (SSSR).................................................................................... 609 15.3.6 SS Control Register 2 (SSCR2) ............................................................................ 612 15.3.7 SS Transmit Data Registers 0 to 3 (SSTDR0 to SSTDR3)................................... 613 15.3.8 SS Receive Data Registers 0 to 3 (SSRDR0 to SSRDR3).................................... 614 15.3.9 SS Shift Register (SSTRSR)................................................................................. 615 15.4 Operation ........................................................................................................................... 616 15.4.1 Transfer Clock ...................................................................................................... 616 15.4.2 Relationship of Clock Phase, Polarity, and Data .................................................. 616 15.4.3 Relationship between Data Input/Output Pins and Shift Register ........................ 617 15.4.4 Communication Modes and Pin Functions ........................................................... 619 15.4.5 SSU Mode............................................................................................................. 621 15.4.6 SCS Pin Control and Conflict Error...................................................................... 630 Rev. 2.00 Sep. 10, 2008 Page xviii of xxvi 15.4.7 Clock Synchronous Communication Mode .......................................................... 632 15.5 SSU Interrupt Sources and DTC ........................................................................................ 638 www..com 15.6 Usage Notes ....................................................................................................................... 639 15.6.1 Module Standby Mode Setting ............................................................................. 639 15.6.2 Access to SSTDR and SSRDR Registers.............................................................. 639 15.6.3 Continuous Transmission/Reception in SSU Slave Mode .................................... 639 Section 16 I2C Bus Interface 2 (I2C2) ................................................................641 16.1 Features.............................................................................................................................. 641 16.2 Input/Output Pins ............................................................................................................... 644 16.3 Register Descriptions ......................................................................................................... 645 16.3.1 I2C Bus Control Register 1 (ICCR1)..................................................................... 645 16.3.2 I2C Bus Control Register 2 (ICCR2)..................................................................... 648 16.3.3 I2C Bus Mode Register (ICMR)............................................................................ 650 16.3.4 I2C Bus Interrupt Enable Register (ICIER) ........................................................... 652 16.3.5 I2C Bus Status Register (ICSR)............................................................................. 654 16.3.6 I2C Bus Slave Address Register (SAR)................................................................. 657 16.3.7 I2C Bus Transmit Data Register (ICDRT)............................................................. 658 16.3.8 I2C Bus Receive Data Register (ICDRR).............................................................. 658 16.3.9 I2C Bus Shift Register (ICDRS)............................................................................ 658 16.3.10 NF2CYC Register (NF2CYC) .............................................................................. 659 16.4 Operation ........................................................................................................................... 660 16.4.1 I2C Bus Format...................................................................................................... 660 16.4.2 Master Transmit Operation ................................................................................... 661 16.4.3 Master Receive Operation..................................................................................... 663 16.4.4 Slave Transmit Operation ..................................................................................... 666 16.4.5 Slave Receive Operation....................................................................................... 669 16.4.6 Clock Synchronous Serial Format ........................................................................ 670 16.4.7 Noise Filter ........................................................................................................... 674 16.4.8 Example of Use..................................................................................................... 675 16.5 I2C2 Interrupt Sources........................................................................................................ 679 16.6 Operation Using the DTC .................................................................................................. 680 16.7 Bit Synchronous Circuit..................................................................................................... 681 16.8 Usage Note......................................................................................................................... 683 16.8.1 Module Standby Mode Setting ............................................................................. 683 16.8.2 Issuance of Stop Condition and Repeated Start Condition ................................... 683 16.8.3 Issuance of a Start Condition and Stop Condition in Sequence ............................ 683 16.8.4 Settings for Multi-Master Operation..................................................................... 684 16.8.5 Reading ICDRR in Master Receive Mode............................................................ 684 16.8.6 Supported Emulator .............................................................................................. 684 Rev. 2.00 Sep. 10, 2008 Page xix of xxvi Section 17 A/D Converter (ADC) ..................................................................... 685 17.1 Features.............................................................................................................................. 685 www..com 17.2 Input/Output Pins............................................................................................................... 688 17.3 Register Descriptions......................................................................................................... 689 17.3.1 A/D Control Registers_0 and _1 (ADCR_0 and ADCR_1) ................................. 690 17.3.2 A/D Status Registers_0 and _1 (ADSR_0 and ADSR_1)..................................... 693 17.3.3 A/D Start Trigger Select Registers_0 and _1 (ADSTRGR_0 and ADSTRGR_1)....................................................................... 694 17.3.4 A/D Analog Input Channel Select Registers_0 and _1 (ADANSR_0 and ADANSR_1) ........................................................................... 696 17.3.5 A/D Data Registers 0 to 15 (ADDR0 to ADDR15).............................................. 697 17.3.6 CPU Interface ....................................................................................................... 698 17.4 Operation ........................................................................................................................... 699 17.4.1 Single-Cycle Scan Mode ...................................................................................... 699 17.4.2 Continuous Scan Mode......................................................................................... 701 17.4.3 Input Sampling and A/D Conversion Time .......................................................... 703 17.4.4 A/D Converter Activation by MTU2 and MTU2S ............................................... 705 17.4.5 External Trigger Input Timing.............................................................................. 706 17.4.6 Example of ADDR Auto-Clear Function.............................................................. 706 17.5 Interrupt Sources and DTC Transfer Requests .................................................................. 708 17.6 Definitions of A/D Conversion Accuracy.......................................................................... 709 17.7 Usage Notes ....................................................................................................................... 711 17.7.1 Analog Input Voltage Range ................................................................................ 711 17.7.2 Relationship between AVcc, AVss and Vcc, Vss................................................. 711 17.7.3 Range of AVrefh and AVrefl Pin Settings ................................................................. 711 17.7.4 Notes on Board Design ......................................................................................... 711 17.7.5 Notes on Noise Countermeasures ......................................................................... 712 17.7.6 Notes on Register Setting ..................................................................................... 712 Section 18 Compare Match Timer (CMT) ........................................................ 713 18.1 Features.............................................................................................................................. 713 18.2 Register Descriptions......................................................................................................... 714 18.2.1 Compare Match Timer Start Register (CMSTR) .................................................. 715 18.2.2 Compare Match Timer Control/Status Register (CMCSR) .................................. 715 18.2.3 Compare Match Counter (CMCNT)..................................................................... 717 18.2.4 Compare Match Constant Register (CMCOR) ..................................................... 717 18.3 Operation ........................................................................................................................... 718 18.3.1 Interval Count Operation ...................................................................................... 718 18.3.2 CMCNT Count Timing......................................................................................... 718 18.4 Interrupts............................................................................................................................ 719 Rev. 2.00 Sep. 10, 2008 Page xx of xxvi 18.4.1 CMT Interrupt Sources and DTC Activation........................................................ 719 18.4.2 Timing of Setting Compare Match Flag ............................................................... 719 www..com 18.4.3 Timing of Clearing Compare Match Flag............................................................. 719 18.5 Usage Notes ....................................................................................................................... 720 18.5.1 Module Standby Mode Setting ............................................................................. 720 18.5.2 Conflict between Write and Compare-Match Processes of CMCNT ................... 720 18.5.3 Conflict between Word-Write and Count-Up Processes of CMCNT ................... 721 18.5.4 Conflict between Byte-Write and Count-Up Processes of CMCNT..................... 722 18.5.5 Compare Match between CMCNT and CMCOR ................................................. 722 Section 19 Controller Area Network (RCAN-ET) ............................................723 19.1 Summary............................................................................................................................ 723 19.1.1 Overview............................................................................................................... 723 19.1.2 Scope..................................................................................................................... 723 19.1.3 Audience ............................................................................................................... 723 19.1.4 References............................................................................................................. 724 19.1.5 Features................................................................................................................. 724 19.2 Architecture ....................................................................................................................... 725 19.3 Programming Model - Overview....................................................................................... 728 19.3.1 Memory Map ........................................................................................................ 728 19.3.2 Mailbox Structure ................................................................................................. 729 19.3.3 RCAN-ET Control Registers ................................................................................ 737 19.3.4 RCAN-ET Mailbox Registers............................................................................... 756 19.4 Application Note................................................................................................................ 766 19.4.1 Test Mode Settings ............................................................................................... 766 19.4.2 Configuration of RCAN-ET ................................................................................. 767 19.4.3 Message Transmission Sequence.......................................................................... 773 19.4.4 Message Receive Sequence .................................................................................. 776 19.4.5 Reconfiguration of Mailbox.................................................................................. 778 19.5 Interrupt Sources................................................................................................................ 780 19.6 DTC Interface .................................................................................................................... 781 19.7 CAN Bus Interface............................................................................................................. 782 19.8 Usage Notes ....................................................................................................................... 783 19.8.1 Module Stop Mode ............................................................................................... 783 19.8.2 Reset ..................................................................................................................... 783 19.8.3 CAN Sleep Mode.................................................................................................. 783 19.8.4 Register Access..................................................................................................... 783 19.8.5 Interrupts............................................................................................................... 784 Rev. 2.00 Sep. 10, 2008 Page xxi of xxvi Section 20 Pin Function Controller (PFC) ........................................................ 785 www..com 20.1 Register Descriptions......................................................................................................... 803 20.1.1 Port A I/O Register L (PAIORL).......................................................................... 804 20.1.2 Port A Control Registers L1 to L4 (PACRL1 to PACRL4).................................. 804 20.1.3 Port B I/O Register L (PBIORL) .......................................................................... 819 20.1.4 Port B Control Registers L1, L2 (PBCRL1, PBCRL2) ........................................ 819 20.1.5 Port D I/O Register L (PDIORL) (SH7137 Only) ................................................ 827 20.1.6 Port D Control Registers L1 to L3 (PDCRL1 to PDCRL3) (SH7137 Only) ........ 828 20.1.7 Port E I/O Registers L, H (PEIORL, PEIORH).................................................... 833 20.1.8 Port E Control Registers L1 to L4, H1, H2 (PECRL1 to PECRL4, PECRH1, PECRH2) ........................................................ 834 20.1.9 IRQOUT Function Control Register (IFCR) ........................................................ 851 20.2 Usage Notes ....................................................................................................................... 852 Section 21 I/O Ports........................................................................................... 853 21.1 Port A................................................................................................................................. 854 21.1.1 Register Descriptions............................................................................................ 856 21.1.2 Port A Data Register L (PADRL)......................................................................... 856 21.1.3 Port A Port Register L (PAPRL) .......................................................................... 858 21.2 Port B ................................................................................................................................. 859 21.2.1 Register Descriptions............................................................................................ 860 21.2.2 Port B Data Register L (PBDRL) ......................................................................... 860 21.2.3 Port B Port Register L (PBPRL)........................................................................... 863 21.3 Port D (SH7137 Only) ....................................................................................................... 865 21.3.1 Register Descriptions............................................................................................ 865 21.3.2 Port D Data Register L (PDDRL)......................................................................... 866 21.3.3 Port D Port Register L (PDPRL) .......................................................................... 867 21.4 Port E ................................................................................................................................. 869 21.4.1 Register Descriptions............................................................................................ 871 21.4.2 Port E Data Registers H and L (PEDRH and PEDRL) ......................................... 871 21.4.3 Port E Port Registers H and L (PEPRH and PEPRL) ........................................... 874 21.5 Port F ................................................................................................................................. 876 21.5.1 Register Descriptions............................................................................................ 877 21.5.2 Port F Data Register L (PFDRL) .......................................................................... 878 Section 22 Flash Memory.................................................................................. 881 22.1 Features.............................................................................................................................. 881 22.2 Overview............................................................................................................................ 883 22.2.1 Block Diagram...................................................................................................... 883 Rev. 2.00 Sep. 10, 2008 Page xxii of xxvi 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.2.2 Operating Mode .................................................................................................... 884 22.2.3 Mode Comparison................................................................................................. 886 www..com 22.2.4 Flash Memory Configuration................................................................................ 887 22.2.5 Block Division ...................................................................................................... 888 22.2.6 Programming/Erasing Interface ............................................................................ 888 Input/Output Pins ............................................................................................................... 891 Register Descriptions ......................................................................................................... 891 22.4.1 Registers ............................................................................................................... 891 22.4.2 Programming/Erasing Interface Registers ............................................................ 894 22.4.3 Programming/Erasing Interface Parameters ......................................................... 901 22.4.4 RAM Emulation Register (RAMER).................................................................... 916 On-Board Programming Mode .......................................................................................... 918 22.5.1 Boot Mode ............................................................................................................ 918 22.5.2 User Program Mode.............................................................................................. 922 22.5.3 User Boot Mode.................................................................................................... 932 Protection ........................................................................................................................... 937 22.6.1 Hardware Protection ............................................................................................. 937 22.6.2 Software Protection............................................................................................... 938 22.6.3 Error Protection..................................................................................................... 938 Flash Memory Emulation in RAM .................................................................................... 940 Usage Notes ....................................................................................................................... 943 22.8.1 Switching between User MAT and User Boot MAT............................................ 943 22.8.2 Interrupts during Programming/Erasing ............................................................... 944 22.8.3 Other Notes........................................................................................................... 947 Supplementary Information ............................................................................................... 949 22.9.1 Specifications of the Standard Serial Communications Interface in Boot Mode ..................................................................................................................... 949 22.9.2 Areas for Storage of the Procedural Program and Data for Programming............ 979 Programmer Mode ............................................................................................................. 986 Section 23 RAM ................................................................................................987 23.1 Usage Notes ....................................................................................................................... 988 23.1.1 Module Standby Mode Setting ............................................................................. 988 23.1.2 Address Error........................................................................................................ 988 23.1.3 Initial Values in RAM........................................................................................... 988 Section 24 Power-Down Modes ........................................................................989 24.1 Features.............................................................................................................................. 989 24.1.1 Types of Power-Down Modes .............................................................................. 989 24.2 Input/Output Pins ............................................................................................................... 991 Rev. 2.00 Sep. 10, 2008 Page xxiii of xxvi 24.3 Register Descriptions......................................................................................................... 992 24.3.1 Standby Control Register 1 (STBCR1)................................................................. 992 www..com 24.3.2 Standby Control Register 2 (STBCR2)................................................................. 993 24.3.3 Standby Control Register 3 (STBCR3)................................................................. 994 24.3.4 Standby Control Register 4 (STBCR4)................................................................. 996 24.3.5 Standby Control Register 5 (STBCR5)................................................................. 997 24.3.6 Standby Control Register 6 (STBCR6)................................................................. 998 24.3.7 RAM Control Register (RAMCR)........................................................................ 999 24.4 Sleep Mode ...................................................................................................................... 1000 24.4.1 Transition to Sleep Mode.................................................................................... 1000 24.4.2 Canceling Sleep Mode ........................................................................................ 1000 24.5 Software Standby Mode................................................................................................... 1001 24.5.1 Transition to Software Standby Mode ................................................................ 1001 24.5.2 Canceling Software Standby Mode .................................................................... 1002 24.6 Deep Software Standby Mode ......................................................................................... 1003 24.6.1 Transition to Deep Software Standby Mode....................................................... 1003 24.6.2 Canceling Deep Software Standby Mode ........................................................... 1003 24.7 Module Standby Mode..................................................................................................... 1004 24.7.1 Transition to Module Standby Mode .................................................................. 1004 24.7.2 Canceling Module Standby Function.................................................................. 1004 24.8 Usage Note....................................................................................................................... 1005 24.8.1 Current Consumption while Waiting for Oscillation to be Stabilized ................ 1005 24.8.2 Deep Software Standby Mode ............................................................................ 1005 24.8.3 Executing the SLEEP Instruction ....................................................................... 1005 Section 25 List of Registers............................................................................. 1007 25.1 Register Address Table (In the Order of Addresses) ....................................................... 1008 25.2 Register Bit List ............................................................................................................... 1029 25.3 Register States in Each Operating Mode ......................................................................... 1050 Section 26 Electrical Characteristics ............................................................... 1063 26.1 Absolute Maximum Ratings ............................................................................................ 1063 26.2 DC Characteristics ........................................................................................................... 1064 26.3 AC Characteristics ........................................................................................................... 1071 26.3.1 Clock Timing ...................................................................................................... 1072 26.3.2 Control Signal Timing ........................................................................................ 1075 26.3.3 AC Bus Timing................................................................................................... 1078 26.3.4 Multi Function Timer Pulse Unit 2 (MTU2) Timing.......................................... 1085 26.3.5 Multi Function Timer Pulse Unit 2S (MTU2S) Timing ..................................... 1087 26.3.6 I/O Port Timing................................................................................................... 1088 Rev. 2.00 Sep. 10, 2008 Page xxiv of xxvi 26.3.7 Watchdog Timer (WDT) Timing........................................................................ 1089 26.3.8 Serial Communication Interface (SCI) Timing................................................... 1090 www..com 26.3.9 Synchronous Serial Communication Unit (SSU) Timing ................................... 1092 26.3.10 Controller Area Network (RCAN-ET) Timing................................................... 1095 26.3.11 Port Output Enable (POE) Timing...................................................................... 1096 26.3.12 I2C Bus Interface 2 (I2C2) Timing....................................................................... 1097 26.3.13 UBC Trigger Timing .......................................................................................... 1098 26.3.14 A/D Converter Timing........................................................................................ 1099 26.3.15 AC Characteristics Measurement Conditions ..................................................... 1100 26.4 A/D Converter Characteristics ......................................................................................... 1101 26.5 Flash Memory Characteristics ......................................................................................... 1102 26.6 Usage Note....................................................................................................................... 1103 26.6.1 Notes on Connecting VCL Capacitor.................................................................... 1103 Appendix A. B. C. D. .......................................................................................................1105 Pin States.......................................................................................................................... 1105 Pin States of Bus Related Signals .................................................................................... 1112 Product Code Lineup ....................................................................................................... 1113 Package Dimensions ........................................................................................................ 1114 Main Revisions and Additions in this Edition ...................................................1117 Index .......................................................................................................1123 Rev. 2.00 Sep. 10, 2008 Page xxv of xxvi www..com Rev. 2.00 Sep. 10, 2008 Page xxvi of xxvi Section 1 Overview Section 1 Overview www..com 1.1 Features of SH7136 and SH7137 This LSI is a single-chip RISC (Reduced Instruction Set Computer) microcomputer that integrates a Renesas Technology original RISC CPU core with peripheral functions required for system configuration. The CPU in this LSI has a RISC-type instruction set. Most instructions can be executed in one state (one system clock cycle), which greatly improves instruction execution speed. In addition, the 32-bit internal-bus architecture enhances data processing power. With this CPU, it has become possible to assemble low-cost, high-performance, and high-functioning systems, even for applications that were previously impossible with microcomputers, such as real-time control, which demands high speeds. In addition, this LSI includes on-chip peripheral functions necessary for system configuration, such as large-capacity ROM and RAM, a data transfer controller (DTC), timers, a serial communication interface (SCI), a synchronous serial communication unit (SSU), an A/D converter, an interrupt controller (INTC), I/O ports, I2C bus interface 2 (I2C2), and controller area network (RCAN-ET). This LSI also provides an external memory access support function to enable direct connection to various memory devices or peripheral LSIs (available only with the SH7137). These on-chip functions significantly reduce costs of designing and manufacturing application systems. The version of on-chip ROM is F-ZTATTM (Flexible Zero Turn Around Time)* that includes flash memory. The flash memory can be programmed with a programmer that supports programming of this LSI, and can also be programmed and erased by software. This enables LSI chip to be reprogrammed at a user-site while mounted on a board. The features of this LSI are listed in table 1.1. Note: * F-ZTAT is a trademark of Renesas Technology Corp. Rev. 2.00 Sep. 10, 2008 Page 1 of 1130 REJ09B0402-0200 Section 1 Overview Table 1.1 Items CPU Features of SH7136 and SH7137 Specification * * * * * * * www..com Central processing unit with an internal 32-bit RISC (Reduced Instruction Set Computer) architecture Instruction length: 16-bit fixed length for improved code efficiency Load-store architecture (basic operations are executed between registers) Sixteen 32-bit general registers Five-stage pipeline On-chip multiplier: Multiplication operations (32 bits x 32 bits 64 bits) executed in two to five cycles C language-oriented 62 basic instructions Some specifications on slot illegal instruction exception handling in this LSI differ from those of the conventional SH-2. For details, see section 5.8.4, Notes on Slot Illegal Instruction Exception Handling. Note: Operating modes * Operating modes Single chip mode Extended ROM enabled mode (SH7137 only) Extended ROM disabled mode (SH7137 only) * Operating states Program execution state Exception handling state Bus release state (SH7137 only) * Power-down modes Sleep mode Software standby mode Deep software standby mode Module standby mode User break controller (UBC) * * * Addresses, data values, type of access, and data size can all be set as break conditions Supports a sequential break function Two break channels Rev. 2.00 Sep. 10, 2008 Page 2 of 1130 REJ09B0402-0200 Section 1 Overview Items On-chip ROM On-chip RAM Bus state controller (BSC) Specification * * * * * 256 Kbytes 16 Kbytes Address space: A maximum 1 Mbyte for each of two areas (CS0 and CS1) (SH7137 only) 8-bit external bus (SH7137 only) The following features settable for each area independently Number of access wait cycles Idle wait cycle insertion Supports SRAM * Outputs a chip select signal according to the target area Data transfer activated by an on-chip peripheral module interrupt can be done independently of the CPU transfer. Transfer mode selectable for each interrupt source (transfer mode is specified in memory) Multiple data transfer enabled for one activation source Various transfer modes Normal mode, repeat mode, or block transfer mode can be selected. * * Data transfer size can be specified as byte, word, or longword The interrupt that activated the DTC can be issued to the CPU. A CPU interrupt can be requested after one data transfer completion. A CPU interrupt can be requested after all specified data transfer completion. www..com Data transfer controller (DTC) * * * * Interrupt controller (INTC) * * * Five external interrupt pins (NMI and IRQ3 to IRQ0) On-chip peripheral interrupts: Priority level set for each module Vector addresses: A vector address for each interrupt source Rev. 2.00 Sep. 10, 2008 Page 3 of 1130 REJ09B0402-0200 Section 1 Overview Items User debugging interface (H-UDI) Clock pulse generator (CPG) Specification * * * Supports the E10A emulator www..com Clock mode: Input clock can be selected from external input or crystal resonator Five types of clocks generated CPU clock: Maximum 80 MHz Bus clock: Maximum 40 MHz Peripheral clock: Maximum 40 MHz MTU2 clock: Maximum 40 MHz MTU2S clock: Maximum 80 MHz Watchdog timer (WDT) Multi-function timer pulse unit 2 (MTU2) * * * * * * * * On-chip one-channel watchdog timer Interrupt generation is supported Maximum 16 lines of pulse input/output and 3 lines of pulse input based on six channels of 16-bit timers 21 output compare and input capture registers A total of 21 independent comparators Selection of eight counter input clocks Input capture function Pulse output modes Toggle, PWM, complementary PWM, and reset-synchronized PWM modes * * Synchronization of multiple counters Complementary PWM output mode Non-overlapping waveforms output for 6-phase inverter control Automatic dead time setting 0% to 100% PWM duty cycle specifiable Output suppression A/D conversion delaying function Dead time compensation function Interrupt skipping at crest or trough Rev. 2.00 Sep. 10, 2008 Page 4 of 1130 REJ09B0402-0200 Section 1 Overview Items Multi-function timer pulse unit 2 (MTU2) Specification * Reset-synchronized PWM mode www..com Three-phase PWM waveforms in positive and negative phases can be output with a required duty cycle * Phase counting mode Two-phase encoder pulse counting available Subset version of MTU2, having only channels 3, 4, and 5 Operates at 80 MHz max. High-impedance control of waveform output pins in MTU2 and MTU2S 16-bit counters Compare match interrupts can be generated Two channels Clock synchronous or asynchronous mode Three channels Master mode or slave mode selectable Standard mode or bidirectional mode selectable Transmit/receive data length can be selected from 8, 16, and 32 bits. Full-duplex communication (transmission and reception executed simultaneously) Consecutive serial communication One channel Conforming to Philips I C bus interface specifications Master mode and slave mode supported Continuous transmission/reception I C bus format or clock synchronous serial format selectable One channel CAN version: Bosch 2.0B active is supported Buffer size: 15 buffers for transmission/reception and one buffer for reception only One channel 2 2 Multi-function timer * pulse unit 2S (MTU2S) * Port output enable (POE) * Compare match timer * (CMT) * * Serial communication interface (SCI) Synchronous serial communication unit (SSU) * * * * * * * * I2C bus interface (IIC2) * * * * * Controller area network (RCAN-ET) * * * Rev. 2.00 Sep. 10, 2008 Page 5 of 1130 REJ09B0402-0200 Section 1 Overview Items A/D converter (ADC) Specification * * * 12 bits x 16 channels for the SH7137, and 12 bits x 12 channels for the www..com SH7136 Conversion request by external triggers, MTU2, or MTU2S Two sample-and-hold function units (one unit consists of three sampleand-hold circuits) (three channels can be sampled simultaneously by an unit) 57 general input/output pins and 16 general input-only pins (SH7137) 44 general input/output pins and 12 general input-only pins (SH7136) Input or output can be selected for each bit LQFP1414-100 (0.5 pitch) (SH7137) LQFP1414-80 (0.65 pitch) (SH7136) Vcc: 3.0 to 3.6 V or 4.0 to 5.5 V AVcc: 4.5 to 5.5 V I/O ports * * * Package Power supply voltage * * * * Rev. 2.00 Sep. 10, 2008 Page 6 of 1130 REJ09B0402-0200 Section 1 Overview 1.2 Block Diagram www..com The block diagram of SH7136 and SH7137 is shown in figure 1.1. SH2 CPU UBC L bus (I) ROM RAM Internal bus controller I bus (B) BSC Peripheral bus controller DTC External bus Peripheral bus (P) I/O port (PFC) SCI CMT INTC Powerdown mode control WDT CPG MTU2 MTU2S POE SSU ADC RCAN-ET H-UDI I2C2 [Legend] ROM: RAM: UBC: INTC: CPG: WDT: CPU: BSC: DTC: On-chip ROM On-chip RAM User break controller Interrupt controller Clock pulse generator Watchdog timer Central processing unit Bus state controller Data transfer controller PFC: MTU2: MTU2S: POE: SCI: SSU: CMT: ADC: RCAN-ET: I2C2: H-UDI: Pin function controller Multi-function timer pulse unit 2 Multi-function timer pulse unit 2 (subset) Port output enable Serial communication interface Synchronous serial communication unit Compare match timer A/D converter Controller area network I2C Bus interface 2 User debugging interface Figure 1.1 Block Diagram Rev. 2.00 Sep. 10, 2008 Page 7 of 1130 REJ09B0402-0200 Section 1 Overview 1.3 Pin Assignments www..com PLLVSS FWE NMI VCC EXTAL XTAL RES PA0/POE0/RXD0 PA1/POE1/TXD0 PA2/IRQ0/POE2/SCK0 PA3/IRQ1/RXD1 VSS PA4/IRQ2/TXD1 PA5/IRQ3/SCK1 VCL PA6/UBCTRG/TCLKA/POE4 VCC PA7/TCLKB/POE5/SCK2 PA8/TCLKC/POE6/RXD2 PA9/TCLKD/POE8/TXD2 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 ASEMD0 MD1 AVSS PF15/AN15 PF14/AN14 PF13/AN13 PF12/AN12 AVrefh PF11/AN11 PF10/AN10 PF9/AN9 PF8/AN8 AVrefl PF3/AN3 PF2/AN2 PF1/AN1 PF0/AN0 AVCC VCC WDTOVF 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 PA10/RXD0 PA11/TXD0/ADTRG PA12/SCK0/SCS PA13/SCK1/SSCK PA14/RXD1/SSI PA15/TXD1/SSO PB2/IRQ0/POE0/TIC5VS/SCL PB3/IRQ1/POE1/TIC5V/SDA PB4/IRQ2/POE4/TIC5US PB5/IRQ3/POE5/TIC5U PB6/CTx0 VSS PB7/CRx0 VCC PE0/TIOC0A PE1/TIOC0B/RXD0 PE2/TIOC0C/TXD0 PE3/TIOC0D/SCK0 PE4/TIOC1A/RXD1 PE5/TIOC1B/TXD1 LQFP-80 (Top view) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 VSS PE21/TIOC4DS/TRST PE20/TIOC4CS/TMS PE19/TIOC4BS/TDO PE18/TIOC4AS/TDI PE17/TIOC3DS/TCK PE16/TIOC3BS/ASEBRKAK/ASEBRK PE15/TIOC4D/IRQOUT PE14/TIOC4C VCC PE13/TIOC4B/MRES PE12/TIOC4A VSS PE11/TIOC3D VCL PE9/TIOC3B PE10/TIOC3C PE8/TIOC3A PE7/TIOC2B PE6/TIOC2A/SCK1 Figure 1.2 SH7136 Pin Assignments Rev. 2.00 Sep. 10, 2008 Page 8 of 1130 REJ09B0402-0200 Section 1 Overview PLLVSS FWE NMI EXTAL XTAL RES PA0/A0/POE0/RXD0 PA1/A1/POE1/TXD0 PA2/A2/IRQ0/POE2/SCK0 PA3/A3/IRQ1/RXD1 PA4/A4/IRQ2/TXD1 VSS PA5/A5/IRQ3/SCK1 PA6/RD/UBCTRG/TCLKA/POE4 PA7/TCLKB/POE5/SCK2 PA8/WRL/TCLKC/POE6/RXD2 VCL PA9/WAIT/TCLKD/POE8/TXD2 VCC PA10/A6/RXD0 PA11/A7/TXD0/ADTRG PA12/A8/SCK0/SCS PA13/A9/SCK1/SSCK PA14/A10/RXD1/SSI PA15/CK/TXD1/SSO www..com ASEMD0 MD1 MD0 AVSS AN15/PF15 AN14/PF14 AN13/PF13 AN12/PF12 AN11/PF11 AN10/PF10 AN9/PF9 AN8/PF8 AVrefh AN7/PF7 AN6/PF6 AN5/PF5 AN4/PF4 AVrefl AN3/PF3 AN2/PF2 AN1/PF1 AN0/PF0 AVCC VCC WDTOVF 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 76 50 77 49 78 48 79 47 80 46 81 45 82 44 83 43 84 42 85 41 86 40 87 39 LQFP-100 88 38 (Top view) 89 37 90 36 91 35 92 34 93 33 94 32 95 31 96 30 97 29 98 28 99 27 100 26 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 VSS PB0/BACK/TIC5WS VCC PB1/BREQ/TIC5W PB2/A16/IRQ0/POE0/TIC5VS/SCL PB3/A17/IRQ1/POE1/TIC5V/SDA PB4/A18/IRQ2/POE4/TIC5US PB5/A19/IRQ3/POE5/TIC5U PB6/WAIT/CTx0 PB7/CS1/CRx0 PD0/D0/RXD0 VSS PD1/D1/TXD0 PD2/D2/SCK0 VCC PD3/D3/RXD1 PD4/D4/TXD1 PD5/D5/SCK1 PD6/D6/RXD2 PD7/D7/TXD2/SCS PD8/SCK2/SSCK PD9/SSI PD10/SSO PE0/TIOC0A PE1/TIOC0B/RXD0 VSS PE21/WRL/TIOC4DS/TRST VCC PE20/TIOC4CS/TMS PE19/RD/TIOC4BS/TDO PE18/CS1/TIOC4AS/TDI PE17/CS0/TIOC3DS/TCK PE16/WAIT/TIOC3BS/ASEBRKAK/ASEBRK PE15/TIOC4D/IRQOUT PE14/TIOC4C VCC PE13/TIOC4B/MRES PE12/TIOC4A VSS PE11/TIOC3D VCL PE9/TIOC3B PE10/CS0/TIOC3C PE8/A15/TIOC3A PE7/A14/TIOC2B PE6/A13/TIOC2A/SCK1 PE5/A12/TIOC1B/TXD1 PE4/A11/TIOC1A/RXD1 PE3/TIOC0D/SCK0 PE2/TIOC0C/TXD0 Figure 1.3 SH7137 Pin Assignments Rev. 2.00 Sep. 10, 2008 Page 9 of 1130 REJ09B0402-0200 Section 1 Overview 1.4 Pin Functions www..com Table 1.2 summarizes the pin functions. Table 1.2 Pin Functions Symbol Vcc I/O I Name Power supply Function Power supply pins Connect all Vcc pins to the system power supply. The LSI does not operate if any Vcc pins are open. Vss I Ground Ground pin Connect all Vss pins to the system power supply (0V). The LSI does not operate if any pins are open. VCL O Internal stepdown power supply External capacitance pins for internal step-down power supply Connect these pins to Vss via a 0.47 F capacitor (should be placed close to the pins). Ground pin for the on-chip PLL oscillator Connected to a crystal resonator. An external clock signal may also be input to the EXTAL pin. Connected to a crystal resonator. Supplies the system clock to external devices. The SH7136 does not have this pin. Classification Power supply Clock PLLVss EXTAL I I PLL ground External clock XTAL CK O O Crystal System clock Rev. 2.00 Sep. 10, 2008 Page 10 of 1130 REJ09B0402-0200 Section 1 Overview Classification Operating mode control Symbol MD1, MD0 I/O I Name Mode set Function Sets the operating mode. Do not www..com change values on these pins during operation. Only MD1 is available in the SH7136. Pin for flash memory Flash memory can be protected against programming or erasure through this pin. When low, this LSI enters the poweron reset state. When low, this LSI enters the manual reset state. Output signal for the watchdog timer overflow Use a resistor of 1 M or more when this pin needs to be pulled down. FWE I Flash memory write enable System control RES MRES WDTOVF I I O Power-on reset Manual reset Watchdog timer overflow BREQ I Bus-mastership request Low when an external device requests the release of the bus mastership. This pin is available only on the SH7137. Indicates that the bus mastership has been released to an external device. Reception of the BACK signal informs the device which has output the BREQ signal that it has acquired the bus. This pin is available only on the SH7137. BACK O Bus-mastership request acknowledge Rev. 2.00 Sep. 10, 2008 Page 11 of 1130 REJ09B0402-0200 Section 1 Overview Classification Interrupts Symbol NMI I/O I Name Non-maskable interrupt Function Non-maskable interrupt request pin www..com Fix to high or low level when not in use. IRQ3 to IRQ0 I Interrupt requests Maskable interrupt request pin 3 to 0 Selectable as level input or edge input. The rising edge, falling edge, and both edges are selectable as edges. Interrupt request output Shows that an interrupt cause has occurred. The interrupt cause can be recognized even in the bus release state. Outputs addresses. This pin is available only on the SH7137. 8-bit bidirectional bus. This pin is available only on the SH7137. IRQOUT O Address bus Data bus Bus control A19 to A0 D7 to D0 CS1, CS0 O I/O O Address bus Data bus Chip select 1 and Chip-select signal for external 0 memory or devices. This pin is available only on the SH7137. Read Indicates reading of data from external devices. This pin is available only on the SH7137. Indicates a write access to bits 7 to 0 of the external data. This pin is available only on the SH7137. Input signal for inserting a wait cycle into the bus cycles during access to the external space. This pin is available only on the SH7137. RD O WRL O Write WAIT I Wait Multi function timer- TCLKA, pulse unit 2 (MTU2) TCLKB, TCLKC, TCLKD TIOC0A, TIOC0B, TIOC0C, TIOC0D I MTU2 timer clock External clock input pins for the timer input I/O MTU2 input capture/output compare (channel 0) The TGRA_0 to TGRD_0 input capture input/output compare output/PWM output pins Rev. 2.00 Sep. 10, 2008 Page 12 of 1130 REJ09B0402-0200 Section 1 Overview Classification Symbol I/O I/O Name MTU2 input capture/output compare (channel 1) MTU2 input capture/output compare (channel 2) MTU2 input capture/output compare (channel 3) MTU2 input capture/output compare (channel 4) MTU2 input capture (channel 5) MTU2S input capture/output compare (channel 3) MTU2S input capture/output compare (channel 4) MTU2S input capture (channel 5) Port output enable Function The TGRA_1 to TGRB_1 input www..com capture input/output compare output/PWM output pins The TGRA_2 to TGRB_2 input capture input/output compare output/PWM output pins The TGRA_3 to TGRD_3 input capture input/output compare output/PWM output pins The TGRA_4 to TGRD_4 input capture input/output compare output/PWM output pins The TGRU_5, TGRV_5, and TGRW_5 input capture input pins. (The TIC5W pin is available only on the SH7137) The TGRB_3S and TGRD_3S input capture input/output compare output/PWM output pins The TGRA_4S to TGRD_4S input capture input/output compare output/PWM output pins The TGRU_5S, TGRV_5S, and TGRW_5S input capture input pins (The TIC5WS pin is available only on the SH7137) Request signal input to place the MTU2 and MTU2S waveform output pins in high impedance state. Multi function timer- TIOC1A, pulse unit 2 (MTU2) TIOC1B TIOC2A, TIOC2B I/O TIOC3A, TIOC3B, TIOC3C, TIOC3D TIOC4A, TIOC4B, TIOC4C, TIOC4D TIC5U, TIC5V, TIC5W Multi function timer- TIOC3BS, pulse unit 2S TIOC3DS (MTU2S) TIOC4AS, TIOC4BS, TIOC4CS, TIOC4DS TIC5US, TIC5VS, TIC5WS Port output enable (POE) POE8, POE6 to POE4, POE2 to POE0 I/O I/O I I/O I/O I I Rev. 2.00 Sep. 10, 2008 Page 13 of 1130 REJ09B0402-0200 Section 1 Overview Classification Serial communication interface (SCI) Symbol TXD2 to TXD0 RXD2 to RXD0 SCK2 to SCK0 I/O O I I/O I/O I/O I/O I/O O I I/O I/O Name Transmit data Receive data Serial clock Data Data Clock Chip select Transmit data Receive data I C clock input/output I C data input/output 2 2 Function Transmit data output pins www..com Receive data input pins Clock input/output pins Data input/output pin Data input/output pin Clock input/output pin Chip select input/output pin Transmit data pin for CAN bus Receive data pin for CAN bus I2C bus clock input/output pin I2C bus data input/output pin Synchronous serial SSO communication unit SSI (SSU) SSCK SCS Controller area CTx0 network (RCAN-ET) CRx0 I C bus interface 2 (I2C2) 2 SCL SDA A/D converter (ADC) AN15 to AN0 I ADTRG AVcc I I Analog input pins Analog input pins (AN15 to AN8, AN3 to AN0 for the SH7136) A/D conversion trigger input Analog power supply External trigger input pin for starting A/D conversion Power supply pin for the A/D converter Connect it to the system power supply (Vcc) when the A/D converter is not used. Connect all AVcc pins to the system power supply (Vcc) The A/D converter does not work if any pin is open. AVss I Analog ground Ground pin for the A/D converter Connect it to the system ground (0 V). Connect all AVss pins to the system ground (0 V) correctly. The A/D converter does not work if any pin is open. Rev. 2.00 Sep. 10, 2008 Page 14 of 1130 REJ09B0402-0200 Section 1 Overview Classification A/D converter (ADC) Symbol AVrefh I/O I Name Function Analog reference Analog reference power supply www..com power supply (high) (high) Analog reference Analog reference power supply (low) power supply (low) General port General port General port 16 bits of general input/output port pins 8 bits of general input/output port pins (PB7 to PB2 in the SH7136) 11 bits of general input/output port pins (The SH7136 does not have this pin) 22 bits of general input/output port pins 16 bits of general input port pins (PF15 to PF8, PF3 to PF0 in the SH7136) Trigger output pin for UBC condition match Test-clock input pin. AVrefl I I/O ports PA15 to PA0 I/O PB7 to PB0 I/O PD10 to PD0 I/O PE21 to PE0 I/O PF15 to PF0 I General port General port User break controller (UBC) User debugging interface (H-UDI) UBCTRG TCK TMS TDI TDO TRST O I I I O I User break trigger output Test clock Test mode select Inputs the test-mode select signal. Test data input Test data output Test reset Serial input pin for instructions and data. Serial output pin for instructions and data. Initialization-signal input pin. Rev. 2.00 Sep. 10, 2008 Page 15 of 1130 REJ09B0402-0200 Section 1 Overview Classification E10A interface Symbol ASEMDO I/O I Name ASE mode Function Sets the ASE mode. When this pin is www..com driven low, the LSI enters ASE mode, and when driven high, the LSI operates in normal mode. Emulator dedicated functions can be used in the ASE mode. When nothing is input to this pin, it is pulled up internally. E10A emulator break input Indicates the E10A emulator has entered the break mode. ASEBRK ASEBRKAK I O Break request Break mode acknowledge Note: The WDTOVF pin should not be pulled down. If it must be pulled down, use a resistor of 1 M or more. Rev. 2.00 Sep. 10, 2008 Page 16 of 1130 REJ09B0402-0200 Section 2 CPU Section 2 CPU www..com 2.1 Features * General registers: 32-bit register x 16 * Basic instructions: 62 * Addressing modes: 11 Register direct (Rn) Register indirect (@Rn) Post-increment register indirect (@Rn+) Pre-decrement register indirect (@-Rn) Register indirect with displacement (@disp:4, Rn) Index register indirect (@R0, Rn) GBR indirect with displacement (@disp:8, GBR) Index GBR indirect (@R0, GBR) PC relative with displacement (@disp:8, PC) PC relative (disp:8/disp:12/Rn) Immediate (#imm:8) CPUS200C_000020020700 Rev. 2.00 Sep. 10, 2008 Page 17 of 1130 REJ09B0402-0200 Section 2 CPU 2.2 Register Configuration www..com There are three types of registers: general registers (32-bit x 16), control registers (32-bit x 3), and system registers (32-bit x 4). General register (Rn) 31 R0*1 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15, SP (hardware stack pointer)0*2 0 Status register (SR) 31 9 8765 43 210 M Q I3 I2 I1 I0 ST Global base register (GBR) 31 GBR 0 Vector base register (VBR) 31 VBR 0 Multiply and accumulate register (MAC) 31 MACH MACL 0 Procedure register (PR) 31 PR 0 Program counter (PC) 31 PC 0 Notes: 1. R0 can be used as an index register in index register indirect or index GBR indirect addressing mode. For some instructions, only R0 is used as the source or destination register. 2. R15 is used as a hardware stack pointer during exception handling. Figure 2.1 CPU Internal Register Configuration Rev. 2.00 Sep. 10, 2008 Page 18 of 1130 REJ09B0402-0200 Section 2 CPU 2.2.1 General Registers (Rn) www..com There are sixteen 32-bit general registers (Rn), designated R0 to R15. The general registers are used for data processing and address calculation. R0 is also used as an index register. With a number of instructions, R0 is the only register that can be used. R15 is used as a hardware stack pointer (SP). In exception handling, R15 is used for accessing the stack to save or restore the status register (SR) and program counter (PC) values. 2.2.2 Control Registers There are three 32-bit control registers, designated status register (SR), global base register (GBR), and vector base register (VBR). SR indicates a processing state. GBR is used as a base address in GBR indirect addressing mode for data transfer of on-chip peripheral module registers. VBR is used as a base address of the exception handling (including interrupts) vector table. * Status register (SR) Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 - 20 - 19 - 18 - 17 - 16 - Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 M 8 Q 7 6 I[3:0] 5 4 3 - 2 - 1 S 0 T Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R R/W R/W 1 R/W 1 R/W 1 R/W 1 R/W 0 R 0 R R/W R/W Bit 31 to 10 Bit name Default All 0 Read/ Write R Description Reserved These bits are always read as 0. The write value should always be 0. 9 8 7 to 4 3, 2 M Q I[3:0] Undefined Undefined 1111 All 0 R/W R/W R/W R Used by the DIV0U, DIV0S, and DIV1 instructions. Used by the DIV0U, DIV0S, and DIV1 instructions. Interrupt Mask Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 19 of 1130 REJ09B0402-0200 Section 2 CPU Bit 1 0 Bit name S T Default Undefined Undefined Read/ Write R/W R/W Description S Bit www..com Used by the multiply and accumulate instruction. T Bit Indicates true (1) or false (0) in the following instructions: MOVT, CMP/cond, TAS, TST, BT (BT/S), BF (BF/S), SETT, CLRT Indicates carry, borrow, overflow, or underflow in the following instructions: ADDV, ADDC, SUBV, SUBC, NEGC, DIV0U, DIV0S, DIV1, SHAR, SHAL, SHLR, SHLL, ROTR, ROTL, ROTCR, ROTCL * Global-base register (GBR) This register indicates a base address in GBR indirect addressing mode. The GBR indirect addressing mode is used for data transfer of the on-chip peripheral module registers and logic operations. * Vector-base register (VBR) This register indicates the base address of the exception handling vector table. Rev. 2.00 Sep. 10, 2008 Page 20 of 1130 REJ09B0402-0200 Section 2 CPU 2.2.3 System Registers www..com There are four 32-bit system registers, designated two multiply and accumulate registers (MACH and MACL), a procedure register (PR), and program counter (PC). * Multiply and accumulate registers (MACH and MACL) This register stores the results of multiplication and multiply-and-accumulate operation. * Procedure register (PR) This register stores the return-destination address from subroutine procedures. * Program counter (PC) The PC indicates the point which is four bytes (two instructions) after the current execution instruction. 2.2.4 Initial Values of Registers Table 2.1 lists the initial values of registers after a reset. Table 2.1 Initial Values of Registers Register R0 to R14 R15 (SP) Control register SR Default Undefined SP value set in the exception handling vector table I3 to I0: 1111 (H'F) Reserved bits: 0 Other bits: Undefined GBR VBR System register MACH, MACL, PR PC Undefined H'00000000 Undefined PC value set in the exception handling vector table Type of register General register Rev. 2.00 Sep. 10, 2008 Page 21 of 1130 REJ09B0402-0200 Section 2 CPU 2.3 2.3.1 Data Formats www..com Register Data Format The size of register operands is always longwords (32 bits). When loading byte (8 bits) or word (16 bits) data in memory into a register, the data is sign-extended to longword and stored in the register. 31 Longword 0 Figure 2.2 Register Data Format 2.3.2 Memory Data Formats Memory data formats are classified into bytes, words, and longwords. Byte data can be accessed from any address. Locate, however, word data at an address 2n, longword data at 4n. Otherwise, an address error will occur if an attempt is made to access word data starting from an address other than 2n or longword data starting from an address other than 4n. In such cases, the data accessed cannot be guaranteed. The hardware stack area, pointed by the hardware stack pointer (SP, R15), uses only longword data starting from address 4n because this area holds the program counter and status register. Address m + 1 Address m 31 Byte Address 2n Address 4n Word Longword 23 Byte Address m + 3 Address m + 2 15 Byte Word 7 Byte 0 Figure 2.3 Memory Data Format Rev. 2.00 Sep. 10, 2008 Page 22 of 1130 REJ09B0402-0200 Section 2 CPU 2.3.3 Immediate Data Formats www..com Immediate data of eight bits is placed in the instruction code. For the MOV, ADD, and CMP/EQ instructions, the immediate data is sign-extended to longword and then calculated. For the TST, AND, OR, and XOR instructions, the immediate data is zeroextended to longword and then calculated. Thus, if the immediate data is used for the AND instruction, the upper 24 bits in the destination register are always cleared. The immediate data of word or longword is not placed in the instruction code. It is placed in a table in memory. The table in memory is accessed by the MOV immediate data instruction in PC relative addressing mode with displacement. 2.4 2.4.1 Features of Instructions RISC Type The instructions are RISC-type instructions with the following features: Fixed 16-Bit Length: All instructions have a fixed length of 16 bits. This improves program code efficiency. One Instruction per Cycle: Since pipelining is used, basic instructions can be executed in one cycle. Data Size: The basic data size for operations is longword. Byte, word, or longword can be selected as the memory access size. Byte or word data in memory is sign-extended to longword and then calculated. Immediate data is sign-extended to longword for arithmetic operations or zero-extended to longword size for logical operations. Table 2.2 Word Data Sign Extension Description Sign-extended to 32 bits, R1 becomes H'00001234, and is then operated on by the ADD instruction. Example of Other CPUs ADD.W #H'1234,R0 CPU in this LSI MOV.W ADD @(disp,PC),R1 R1,R0 ........ .DATA.W H'1234 Note: * Immediate data is accessed by @(disp,PC). Rev. 2.00 Sep. 10, 2008 Page 23 of 1130 REJ09B0402-0200 Section 2 CPU Load/Store Architecture: Basic operations are executed between registers. In operations involving memory, data is first loaded into a register (load/store architecture). However, bit www..com manipulation instructions such as AND are executed directly in memory. Delayed Branching: Unconditional branch instructions means the delayed branch instructions. With a delayed branch instruction, the branch is made after execution of the instruction immediately following the delayed branch instruction. This minimizes disruption of the pipeline when a branch is made. The conditional branch instructions have two types of instructions: conditional branch instructions and delayed branch instructions. Table 2.3 Delayed Branch Instructions Description ADD is executed before branch to TRGET. Example of Other CPUs ADD.W R1,R0 BRA TRGET CPU in this LSI BRA ADD TRGET R1,R0 Multiply/Multiply-and-Accumulate Operations: A 16 x 16 32 multiply operation is executed in one to two cycles, and a 16 x 16 + 64 64 multiply-and-accumulate operation in two to three cycles. A 32 x 32 64 multiply operation and a 32 x 32 + 64 64 multiply-andaccumulate operation are each executed in two to four cycles. T Bit: The result of a comparison is indicated by the T bit in SR, and a conditional branch is performed according to whether the result is True or False. Processing speed has been improved by keeping the number of instructions that modify the T bit to a minimum. Table 2.4 T Bit Description When R0 R1, the T bit is set. Example of Other CPUs CMP.W R1,R0 TRGET0 TRGET1 TRGET CPU in this LSI CMP/GE BT BF ADD CMP/EQ BT R1,R0 TRGET0 TRGET1 #-1,R0 #0,R0 TRGET When R0 R1, a branch is made to TRGET0. BGE When R0 < R1, a branch is made to TRGET1. BLT The T bit is not changed by ADD. When R0 = 0, the T bit is set. A branch is made when R0 = 0. BEQ SUB.W #1,R0 Immediate Data: 8-bit immediate data is placed in the instruction code. Word and longword immediate data is not placed in the instruction code. It is placed in a table in memory. The table in memory is accessed with the MOV immediate data instruction using PC relative addressing mode with displacement. Rev. 2.00 Sep. 10, 2008 Page 24 of 1130 REJ09B0402-0200 Section 2 CPU Table 2.5 Type Access to Immediate Data This LSI's CPU MOV #H'12,R0 ........ .DATA.W H'1234 www..com Example of Other CPU 8-bit immediate 16-bit immediate MOV.B #H'12,R0 MOV.W @(disp,PC),R0 MOV.W #H'1234,R0 32-bit immediate MOV.L @(disp,PC),R0 ........ MOV.L #H'12345678,R0 .DATA.L H'12345678 Note: * Immediate data is accessed by @(disp,PC). Absolute Addresses: When data is accessed by absolute address, place the absolute address value in a table in memory beforehand. The absolute address value is transferred to a register using the method whereby immediate data is loaded when an instruction is executed, and the data is accessed using the register indirect addressing mode. Table 2.6 Type Absolute address Access to Absolute Address CPU in this LSI MOV.L MOV.B @(disp,PC),R1 @R1,R0 ........ .DATA.L H'12345678 Example of Other CPUs MOV.B @H'12345678,R0 Note: * Immediate data is referenced by @(disp,PC). 16-Bit/32-Bit Displacement: When data is accessed using the 16- or 32-bit displacement addressing mode, the displacement value is placed in a table in memory beforehand. Using the method whereby immediate data is loaded when an instruction is executed, this value is transferred to a register and the data is accessed using index register indirect addressing mode. Rev. 2.00 Sep. 10, 2008 Page 25 of 1130 REJ09B0402-0200 Section 2 CPU Table 2.7 Type Access with Displacement CPU in this LSI MOV.W @(disp,PC),R0 MOV.W @(R0,R1),R2 ........ .DATA.W H'1234 www..com Example of Other CPUs 16-bit displacement MOV.W @(H'1234,R1),R2 Note: * Immediate data is referenced by @(disp,PC). 2.4.2 Addressing Modes Table 2.8 lists addressing modes and effective address calculation methods. Table 2.8 Addressing Mode Register direct Register indirect Addressing Modes and Effective Addresses Instruction Format Effective Address Calculation Method Rn @Rn Effective address is register Rn. (Operand is register Rn contents.) Effective address is register Rn contents. Rn Rn Calculation Formula Rn Rn After instruction execution Byte: Rn + 1 Rn Word: Rn + 2 Rn Longword: Rn + 4 Rn Byte: Rn - 1 Rn Word: Rn - 2 Rn Longword: Rn - 4 Rn (Instruction executed with Rn after calculation) Register indirect with post-increment @Rn+ Effective address is register Rn contents. A constant is added to Rn after instruction execution: 1 for a byte operand, 2 for a word operand, 4 for a longword operand. Rn Rn + 1/2/4 + 1/2/4 Rn Register indirect with pre-decrement @-Rn Effective address is register Rn contents, decremented by a constant beforehand: 1 for a byte operand, 2 for a word operand, 4 for a longword operand. Rn Rn - 1/2/4 1/2/4 Rn - 1/2/4 Rev. 2.00 Sep. 10, 2008 Page 26 of 1130 REJ09B0402-0200 Section 2 CPU Addressing Mode Register indirect with displacement Instruction Format Effective Address Calculation Method @(disp:4, Rn) www..com Calculation Formula Byte: Rn + disp Word: Rn + disp x 2 Effective address is register Rn contents with 4-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size. Rn disp (zero-extended) x 1/2/4 Longword: Rn + disp x 4 + Rn + disp x 1/2/4 Index @(R0, Rn) Effective address is sum of register Rn and R0 register indirect contents. Rn Rn + R0 + R0 Rn + R0 GBR indirect with displacement @(disp:8, GBR) Effective address is register GBR contents with 8-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size. GBR disp (zero-extended) x 1/2/4 Byte: GBR + disp Word: GBR + disp x2 Longword: GBR + disp x 4 + GBR + disp x 1/2/4 Index GBR indirect @(R0, GBR) Effective address is sum of register GBR and R0 contents. GBR GBR + R0 + R0 GBR + R0 Rev. 2.00 Sep. 10, 2008 Page 27 of 1130 REJ09B0402-0200 Section 2 CPU Addressing Mode Instruction Format Effective Address Calculation Method www..com Calculation Formula PC relative with @(disp:8, displacement PC) Effective address is PC with 8-bit displacement disp added. After disp is zero-extended, it is multiplied by 2 (word) or 4 (longword), according to the operand size. With a longword operand, the lower 2 bits of PC are masked. PC & H'FFFFFFFC disp (zero-extended) * PC + disp x 2 or PC& H'FFFFFFFC + disp x 4 *With longword operand Word: PC + disp x2 Longword: PC&H'FFFFFFFC + disp x 4 + x 2/4 PC relative disp:8 Effective address is PC with 8-bit displacement disp added after being sign-extended and multiplied by 2. PC disp (sign-extended) x PC + disp x 2 + PC + disp x 2 2 disp:12 Effective address is PC with 12-bit displacement PC + disp x 2 disp added after being sign-extended and multiplied by 2. PC disp (sign-extended) x 2 + PC + disp x 2 Rev. 2.00 Sep. 10, 2008 Page 28 of 1130 REJ09B0402-0200 Section 2 CPU Addressing Mode PC relative Instruction Format Effective Address Calculation Method Rn Effective address is sum of PC and Rn. PC www..com Calculation Formula PC + Rn + Rn PC + Rn Immediate #imm:8 #imm:8 #imm:8 8-bit immediate data imm of TST, AND, OR, or XOR instruction is zero-extended. 8-bit immediate data imm of MOV, ADD, or CMP/EQ instruction is sign-extended. 8-bit immediate data imm of TRAPA instruction is zero-extended and multiplied by 4. 2.4.3 Instruction Formats This section describes the instruction formats, and the meaning of the source and destination operands. The meaning of the operands depends on the instruction code. The following symbols are used in the table. xxxx: Instruction code mmmm: Source register nnnn: Destination register iiii: Immediate data dddd: Displacement Rev. 2.00 Sep. 10, 2008 Page 29 of 1130 REJ09B0402-0200 Section 2 CPU Table 2.9 Instruction Formats Source Operand Destination Operand www..com Instruction Format 0 type 15 0 xxxx xxxx xxxx xxxx Sample Instruction NOP n type 15 0 xxxx nnnn xxxx xxxx nnnn: register direct MOVT Rn STS MACH,Rn Control register or nnnn: register system register direct Control register or nnnn: preSTC.L SR,@-Rn system register decrement register indirect m type 15 0 xxxx mmmm xxxx xxxx mmmm: register direct Control register or LDC Rm,SR system register mmmm: postControl register or LDC.L @Rm+,SR increment register system register indirect mmmm: register indirect PC relative using Rm JMP @Rm BRAF Rm Rev. 2.00 Sep. 10, 2008 Page 30 of 1130 REJ09B0402-0200 Section 2 CPU Instruction Format nm type 15 0 xxxx nnnn mmmm xxxx Source Operand mmmm: register direct mmmm: register direct Destination Operand nnnn: register direct nnnn: register indirect www..com Sample Instruction Rm,Rn ADD MOV.L Rm,@Rn MAC.W @Rm+,@Rn+ mmmm: postMACH, MACL increment register indirect (multiplyand-accumulate operation) nnnn: * postincrement register indirect (multiplyand-accumulate operation) mmmm: postnnnn: register increment register direct indirect mmmm: register direct mmmm: register direct md type 15 0 xxxx xxxx mmmm dddd MOV.L @Rm+,Rn nnnn: preMOV.L Rm,@-Rn decrement register indirect nnnn: index register indirect MOV.L Rm,@(R0,Rn) mmmmdddd: register indirect with displacement R0 (register direct) MOV.B @(disp,Rm),R0 nd4 type 15 0 xxxx xxxx nnnn dddd R0 (register direct) nnnndddd: register indirect with displacement mmmm: register direct mmmmdddd: register indirect with displacement nnnndddd: register indirect with displacement nnnn: register direct MOV.B R0,@(disp,Rn) nmd type 15 0 xxxx nnnn mmmm dddd MOV.L Rm,@(disp,Rn) MOV.L @(disp,Rm),Rn Rev. 2.00 Sep. 10, 2008 Page 31 of 1130 REJ09B0402-0200 Section 2 CPU Instruction Format d type 15 0 xxxx xxxx dddd dddd Source Operand dddddddd: GBR indirect with displacement Destination Operand www..com Sample Instruction R0 (register direct) MOV.L @(disp,GBR),R0 R0 (register direct) dddddddd: GBR indirect with displacement dddddddd: PC relative with displacement d12 type 15 0 xxxx dddd dddd dddd MOV.L R0,@(disp,GBR) R0 (register direct) MOVA @(disp,PC),R0 dddddddd: PC relative dddddddddddd: PC relative nnnn: register direct BF label BRA label (label=disp+PC) MOV.L @(disp,PC),Rn nd8 type 15 0 xxxx nnnn dddd dddd dddddddd: PC relative with displacement iiiiiiii: immediate iiiiiiii: immediate iiiiiiii: immediate i type 15 0 xxxx xxxx iiii iiii Index GBR indirect AND.B #imm,@(R0,GBR) R0 (register direct) AND #imm,R0 nnnn: register direct TRAPA #imm ADD #imm,Rn ni type 15 0 xxxx nnnn iiii iiii iiiiiiii: immediate Note: * In multiply and accumulate instructions, nnnn is the source register. Rev. 2.00 Sep. 10, 2008 Page 32 of 1130 REJ09B0402-0200 Section 2 CPU 2.5 2.5.1 Instruction Set www..com Instruction Set by Type Table 2.10 lists the instructions classified by type. Table 2.10 Instruction Types Type Data transfer instructions Kinds of Instruction 5 Op Code MOV Function Data transfer Immediate data transfer Peripheral module data transfer Structure data transfer MOVA MOVT SWAP XTRCT Arithmetic operation instructions 21 ADD ADDC ADDV CMP/cond DIV1 DIV0S DIV0U DMULS DMULU DT EXTS EXTU MAC MUL Effective address transfer T bit transfer Upper/lower swap Extraction of middle of linked registers Binary addition Binary addition with carry Binary addition with overflow Comparison Division Signed division initialization Unsigned division initialization Signed double-precision multiplication Unsigned double-precision multiplication Decrement and test Sign extension Zero extension Multiply-and-accumulate, doubleprecision multiply-and-accumulate Double-precision multiplication 33 Number of Instructions 39 Rev. 2.00 Sep. 10, 2008 Page 33 of 1130 REJ09B0402-0200 Section 2 CPU Type Arithmetic operation instructions Kinds of Instruction 21 Op Code MULS MULU NEG NEGC SUB SUBC SUBV Function Signed multiplication Unsigned multiplication Sign inversion www..com Number of Instructions 33 Sign inversion with borrow Binary subtraction Binary subtraction with carry Binary subtraction with underflow Logical AND Bit inversion Logical OR Memory test and bit setting T bit setting for logical AND Exclusive logical OR 1-bit left shift 1-bit right shift 1-bit left shift with T bit 1-bit right shift with T bit Arithmetic 1-bit left shift Arithmetic 1-bit right shift Logical 1-bit left shift Logical n-bit left shift Logical 1-bit right shift Logical n-bit right shift 14 14 Logic operation instructions 6 AND NOT OR TAS TST XOR Shift instructions 10 ROTL ROTR ROTCL ROTCR SHAL SHAR SHLL SHLLn SHLR SHLRn Rev. 2.00 Sep. 10, 2008 Page 34 of 1130 REJ09B0402-0200 Section 2 CPU Type Branch instructions Kinds of Instruction 9 Op Code BF BT BRA BRAF BSR BSRF JMP JSR RTS Function www..com Number of Instructions Conditional branch, delayed conditional 11 branch (T = 0) Conditional branch, delayed conditional branch (T = 1) Unconditional branch Unconditional branch Branch to subroutine procedure Branch to subroutine procedure Unconditional branch Branch to subroutine procedure Return from subroutine procedure T bit clear MAC register clear Load into control register Load into system register No operation Return from exception handling T bit setting Transition to power-down mode Store from control register Store from system register Trap exception handling 142 31 System control instructions 11 CLRT CLRMAC LDC LDS NOP RTE SETT SLEEP STC STS TRAPA Total: 62 Rev. 2.00 Sep. 10, 2008 Page 35 of 1130 REJ09B0402-0200 Section 2 CPU The instruction code, operation, and execution cycles of the instructions are listed in the following tables, classified by type. www..com Instruction Instruction Code Summary of Operation Indicates summary of operation. Execution Cycles T Bit Value when no Value of T bit after wait cycles are instruction is executed 1 inserted* Explanation of Symbols : No change Indicated by mnemonic. Indicated in MSB LSB order. Explanation of Symbols Explanation of Symbols Explanation of Symbols mmmm: Source register OP.Sz SRC, DEST OP: Operation code nnnn: Destination Sz: Size register SRC: Source 0000: R0 DEST: Destination 0001: R1 ......... Rm: Source register 1111: R15 Rn: Destination register iiii: Immediate data imm: Immediate data disp: Displacement* 2 , : (xx): Transfer direction Memory operand M/Q/T: Flag bits in SR &: |: ^: Logical AND of each bit Logical OR of each bit Exclusive logical OR of each bit -: Logical NOT of each bit dddd: Displacement < Notes: 1. The table shows the minimum number of execution states. In practice, the number of instruction execution states will be increased in cases such as the following: * When there is contention between an instruction fetch and a data access * When the destination register of a load instruction (memory register) is also used by the following instruction 2. Scaled (x1, x2, or x4) according to the instruction operand size, etc. For details, see SH-1/SH-2/SH-DSP Software Manual. Rev. 2.00 Sep. 10, 2008 Page 36 of 1130 REJ09B0402-0200 Section 2 CPU 2.5.2 Data Transfer Instructions www..com Table 2.11 Data Transfer Instructions Instruction MOV #imm,Rn Operation imm Sign extension Rn extension Rn Code 1110nnnniiiiiiii Execution Cycles 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 T Bit MOV.W @(disp,PC),Rn (disp x 2 + PC) Sign MOV.L @(disp,PC),Rn (disp x 4 + PC) Rn MOV Rm,Rn Rm Rn Rm (Rn) Rm (Rn) Rm (Rn) (Rm) Sign extension Rn (Rm) Sign extension Rn (Rm) Rn Rn-1 Rn, Rm (Rn) Rn-2 Rn, Rm (Rn) Rn-4 Rn, Rm (Rn) (Rm) Sign extension Rn, Rm + 1 Rm (Rm) Sign extension Rn, Rm + 2 Rm 1001nnnndddddddd 1101nnnndddddddd 0110nnnnmmmm0011 0010nnnnmmmm0000 0010nnnnmmmm0001 0010nnnnmmmm0010 0110nnnnmmmm0000 MOV.B Rm,@Rn MOV.W Rm,@Rn MOV.L Rm,@Rn MOV.B @Rm,Rn MOV.W @Rm,Rn MOV.L @Rm,Rn MOV.B Rm,@-Rn MOV.W Rm,@-Rn MOV.L Rm,@-Rn MOV.B @Rm+,Rn MOV.W @Rm+,Rn MOV.L @Rm+,Rn 0110nnnnmmmm0001 0110nnnnmmmm0010 0010nnnnmmmm0100 0010nnnnmmmm0101 0010nnnnmmmm0110 0110nnnnmmmm0100 0110nnnnmmmm0101 (Rm) Rn,Rm + 4 Rm 0110nnnnmmmm0110 10000000nnnndddd 10000001nnnndddd 0001nnnnmmmmdddd 10000100mmmmdddd MOV.B R0,@(disp,Rn) R0 (disp + Rn) MOV.W R0,@(disp,Rn) R0 (disp x 2 + Rn) MOV.L Rm,@(disp,Rn) Rm (disp x 4 + Rn) MOV.B @(disp,Rm),R0 (disp + Rm) Sign extension R0 MOV.W @(disp,Rm),R0 (disp x 2 + Rm) Sign extension R0 10000101mmmmdddd MOV.L @(disp,Rm),Rn (disp x 4 + Rm) Rn 0101nnnnmmmmdddd Rev. 2.00 Sep. 10, 2008 Page 37 of 1130 REJ09B0402-0200 Section 2 CPU Instruction MOV.B Rm,@(R0,Rn) MOV.W Rm,@(R0,Rn) MOV.L Rm,@(R0,Rn) MOV.B @(R0,Rm),Rn MOV.W @(R0,Rm),Rn MOV.L @(R0,Rm),Rn MOV.B MOV.W MOV.L MOV.B Operation Rm (R0 + Rn) Rm (R0 + Rn) Rm (R0 + Rn) (R0 + Rm) Sign extension Rn (R0 + Rm) Sign extension Rn (R0 + Rm) Rn T Bit www..com 0000nnnnmmmm0100 1 0000nnnnmmmm0101 0000nnnnmmmm0110 0000nnnnmmmm1100 Code Execution Cycles 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0000nnnnmmmm1101 0000nnnnmmmm1110 11000000dddddddd 11000001dddddddd 11000010dddddddd 11000100dddddddd R0,@(disp,GBR) R0 (disp + GBR) R0,@(disp,GBR) R0 (disp x 2 + GBR) R0,@(disp,GBR) R0 (disp x 4 + GBR) @(disp,GBR),R0 (disp + GBR) Sign extension R0 @(disp,GBR),R0 (disp x 2 + GBR) Sign extension R0 @(disp,GBR),R0 (disp x 4 + GBR) R0 MOV.W 11000101dddddddd MOV.L 11000110dddddddd 11000111dddddddd 0000nnnn00101001 0110nnnnmmmm1000 MOVA MOVT @(disp,PC),R0 disp x 4 + PC R0 Rn T Rn Rm Swap lowest two bytes Rn Rm Swap two consecutive words Rn Rm: Middle 32 bits of Rn Rn SWAP.B Rm,Rn SWAP.W Rm,Rn XTRCT Rm,Rn 0110nnnnmmmm1001 0010nnnnmmmm1101 Rev. 2.00 Sep. 10, 2008 Page 38 of 1130 REJ09B0402-0200 Section 2 CPU 2.5.3 Arithmetic Operation Instructions www..com Table 2.12 Arithmetic Operation Instructions Instruction ADD ADD ADDC ADDV CMP/EQ CMP/EQ CMP/HS CMP/GE CMP/HI CMP/GT CMP/PZ CMP/PL Rm,Rn #imm,Rn Rm,Rn Rm,Rn #imm,R0 Rm,Rn Rm,Rn Rm,Rn Rm,Rn Rm,Rn Rn Rn Operation Rn + Rm Rn Rn + imm Rn Rn + Rm + T Rn, Carry T Rn + Rm Rn, Overflow T If R0 = imm, 1 T If Rn = Rm, 1 T If Rn Rm with unsigned data, 1 T If Rn Rm with signed data, 1 T If Rn > Rm with unsigned data, 1 T If Rn > Rm with signed data, 1 T If Rn 0, 1 T If Rn > 0, 1 T If Rn and Rm have an equivalent byte, 1 T Single-step division (Rn/Rm) MSB of Rn Q, MSB of Rm M, M^ Q T 0 M/Q/T Signed operation of Rn x Rm MACH, MACL 32 x 32 64 bits Code 0011nnnnmmmm1100 0111nnnniiiiiiii 0011nnnnmmmm1110 Execution Cycles 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 to 5* T Bit Carry Overflow Comparison result Comparison result Comparison result Comparison result Comparison result Comparison result Comparison result Comparison result Comparison result Calculation result Calculation result 0011nnnnmmmm1111 10001000iiiiiiii 0011nnnnmmmm0000 0011nnnnmmmm0010 0011nnnnmmmm0011 0011nnnnmmmm0110 0011nnnnmmmm0111 0100nnnn00010001 0100nnnn00010101 CMP/STR Rm,Rn DIV1 DIV0S DIV0U DMULS.L Rm,Rn Rm,Rn Rm,Rn 0010nnnnmmmm1100 0011nnnnmmmm0100 0010nnnnmmmm0111 0000000000011001 0011nnnnmmmm1101 0 Rev. 2.00 Sep. 10, 2008 Page 39 of 1130 REJ09B0402-0200 Section 2 CPU Instruction DMULU.L Rm,Rn Operation Unsigned operation of Rn x Rm MACH, MACL 32 x 32 64 bits Rn - 1 Rn, if Rn = 0, 1 T, else 0 T A byte in Rm is signextended Rn A word in Rm is signextended Rn A byte in Rm is zeroextended Rn A word in Rm is zeroextended Rn Signed operation of (Rn) x (Rm) + MAC MAC, 32 x 32 + 64 64 bits Signed operation of (Rn) x (Rm) + MAC MAC, 16 x 16 + 64 64 bits Rn x Rm MACL 32 x 32 32 bits Signed operation of Rn x Rm MAC 16 x 16 32 bits Unsigned operation of Rn x Rm MAC 16 x 16 32 bits 0-Rm Rn 0-Rm-T Rn, Borrow T Rn-Rm Rn Rn-Rm-T Rn, Borrow T Rn-Rm Rn, Underflow T www..com 0011nnnnmmmm0101 2 to 5* Code Execution Cycles T Bit DT EXTS.B EXTS.W EXTU.B EXTU.W MAC.L Rn Rm,Rn Rm,Rn Rm,Rn Rm,Rn @Rm+,@Rn+ 0100nnnn00010000 1 1 1 1 1 2 to 5* Comparison result 0110nnnnmmmm1110 0110nnnnmmmm1111 0110nnnnmmmm1100 0110nnnnmmmm1101 0000nnnnmmmm1111 MAC.W @Rm+,@Rn+ 0100nnnnmmmm1111 2 to 4* MUL.L MULS.W Rm,Rn Rm,Rn 0000nnnnmmmm0111 2 to 5* 1 to 3* 0010nnnnmmmm1111 MULU.W Rm,Rn 0010nnnnmmmm1110 1 to 3* NEG NEGC Rm,Rn Rm,Rn 0110nnnnmmmm1011 0110nnnnmmmm1010 1 1 1 1 1 Borrow Borrow Overflow SUB SUBC SUBV Note: * Rm,Rn Rm,Rn Rm,Rn 0011nnnnmmmm1000 0011nnnnmmmm1010 0011nnnnmmmm1011 Indicates the number of execution cycles for normal operation. Rev. 2.00 Sep. 10, 2008 Page 40 of 1130 REJ09B0402-0200 Section 2 CPU 2.5.4 Logic Operation Instructions www..com Table 2.13 Logic Operation Instructions Instruction AND AND Rm,Rn #imm,R0 Operation Rn & Rm Rn R0 & imm R0 (R0 + GBR) Code Execution Cycles T Bit Test result Test result Test result Test result 0010nnnnmmmm1001 1 11001001iiiiiiii 1 11001101iiiiiiii 3 0110nnnnmmmm0111 1 0010nnnnmmmm1011 1 11001011iiiiiiii 1 11001111iiiiiiii 3 0100nnnn00011011 4 0010nnnnmmmm1000 1 11001000iiiiiiii 1 11001100iiiiiiii 3 0010nnnnmmmm1010 1 11001010iiiiiiii 1 11001110iiiiiiii 3 AND.B #imm,@(R0,GBR) (R0 + GBR) & imm NOT OR OR Rm,Rn Rm,Rn #imm,R0 ~Rm Rn Rn | Rm Rn R0 | imm R0 (R0 + GBR) OR.B #imm,@(R0,GBR) (R0 + GBR) | imm TAS.B @Rn TST TST Rm,Rn #imm,R0 If (Rn) is 0, 1 T; 1 MSB of (Rn) Rn & Rm; if the result is 0, 1 T R0 & imm; if the result is 0, 1 T if the result is 0, 1 T TST.B #imm,@(R0,GBR) (R0 + GBR) & imm; XOR XOR Rm,Rn #imm,R0 Rn ^ Rm Rn R0 ^ imm R0 (R0 + GBR) XOR.B #imm,@(R0,GBR) (R0 + GBR) ^ imm Rev. 2.00 Sep. 10, 2008 Page 41 of 1130 REJ09B0402-0200 Section 2 CPU 2.5.5 Shift Instructions www..com Table 2.14 Shift Instructions Instruction ROTL ROTR ROTCL ROTCR SHAL SHAR SHLL SHLR SHLL2 SHLR2 SHLL8 SHLR8 Rn Rn Rn Rn Rn Rn Rn Rn Rn Rn Rn Rn Operation T Rn MSB LSB Rn T T Rn T T Rn T T Rn 0 MSB Rn T T Rn 0 0 Rn T Rn << 2 Rn Rn >> 2 Rn Rn << 8 Rn Rn >> 8 Rn Rn << 16 Rn Rn >> 16 Rn Code 0100nnnn00000100 0100nnnn00000101 0100nnnn00100100 0100nnnn00100101 0100nnnn00100000 0100nnnn00100001 0100nnnn00000000 0100nnnn00000001 0100nnnn00001000 0100nnnn00001001 0100nnnn00011000 0100nnnn00011001 0100nnnn00101000 0100nnnn00101001 Execution Cycles 1 1 1 1 1 1 1 1 1 1 1 1 1 1 T Bit MSB LSB MSB LSB MSB LSB MSB LSB SHLL16 Rn SHLR16 Rn Rev. 2.00 Sep. 10, 2008 Page 42 of 1130 REJ09B0402-0200 Section 2 CPU 2.5.6 Branch Instructions www..com Table 2.15 Branch Instructions Instruction BF label Operation If T = 0, disp x 2 + PC PC; if T = 1, nop Delayed branch, if T = 0, disp x 2 + PC PC; if T = 1, nop If T = 1, disp x 2 + PC PC; if T = 0, nop Delayed branch, if T = 1, disp x 2 + PC PC; if T = 0, nop Delayed branch, disp x 2 + PC PC Delayed branch, Rm + PC PC Delayed branch, PC PR, disp x 2 + PC PC Delayed branch, PC PR, Rm + PC PC Delayed branch, Rm PC Delayed branch, PC PR, Rm PC Delayed branch, PR PC Code 10001011dddddddd Execution Cycles 3/1* T Bit BF/S label 10001111dddddddd 2/1* BT label 10001001dddddddd 3/1* BT/S label 10001101dddddddd 2/1* BRA label 1010dddddddddddd 2 2 2 2 2 2 2 BRAF Rm BSR label 0000mmmm00100011 1011dddddddddddd BSRF Rm JMP JSR RTS Note: * @Rm @Rm 0000mmmm00000011 0100mmmm00101011 0100mmmm00001011 0000000000001011 One cycle when the branch is not executed. Rev. 2.00 Sep. 10, 2008 Page 43 of 1130 REJ09B0402-0200 Section 2 CPU 2.5.7 System Control Instructions www..com Table 2.16 System Control Instructions Instruction CLRT CLRMAC LDC LDC LDC Rm,SR Rm,GBR Rm,VBR Operation 0T 0 MACH, MACL Rm SR Rm GBR Rm VBR (Rm) GBR, Rm + 4 Rm (Rm) VBR, Rm + 4 Rm Rm MACH Rm MACL Rm PR (Rm) MACH, Rm + 4 Rm (Rm) MACL, Rm + 4 Rm Code 0000000000001000 0000000000101000 0100mmmm00001110 0100mmmm00011110 0100mmmm00101110 Execution Cycles 1 1 6 4 4 8 4 4 1 1 1 1 1 1 1 5 1 4* 1 1 1 1 1 1 T Bit 0 LSB LSB 1 LDC.L @Rm+,SR LDC.L @Rm+,GBR LDC.L @Rm+,VBR LDS LDS LDS Rm,MACH Rm,MACL Rm,PR (Rm) SR, Rm + 4 Rm 0100mmmm00000111 0100mmmm00010111 0100mmmm00100111 0100mmmm00001010 0100mmmm00011010 0100mmmm00101010 0100mmmm00000110 LDS.L @Rm+,MACH LDS.L @Rm+,MACL LDS.L @Rm+,PR NOP RTE SETT SLEEP STC STC STC SR,Rn GBR,Rn VBR,Rn 0100mmmm00010110 (Rm) PR, Rm + 4 Rm 0100mmmm00100110 No operation Delayed branch, Stack area PC/SR 1T Sleep SR Rn GBR Rn VBR Rn Rn-4 Rn, SR (Rn) Rn-4 Rn, GBR (Rn) Rn-4 Rn, VBR (Rn) 0000000000001001 0000000000101011 0000000000011000 0000000000011011 0000nnnn00000010 0000nnnn00010010 0000nnnn00100010 0100nnnn00000011 0100nnnn00010011 0100nnnn00100011 STC.L SR,@-Rn STC.L GBR,@-Rn STC.L VBR,@-Rn Rev. 2.00 Sep. 10, 2008 Page 44 of 1130 REJ09B0402-0200 Section 2 CPU Instruction STS STS STS MACH,Rn MACL,Rn PR,Rn Operation MACH Rn MACL Rn PR Rn Code T Bit www..com 0000nnnn00001010 1 Execution Cycles 0000nnnn00011010 0000nnnn00101010 1 1 1 1 1 8 STS.L MACH,@-Rn STS.L MACL,@-Rn STS.L PR,@-Rn TRAPA #imm Note: * Rn-4 Rn, MACH (Rn) 0100nnnn00000010 Rn-4 Rn, MACL (Rn) 0100nnnn00010010 Rn-4 Rn, PR (Rn) PC/SR Stack area, (imm x 4 + VBR) PC 0100nnnn00100010 11000011iiiiiiii Number of execution cycles until this LSI enters sleep mode. About the number of execution cycles: The table lists the minimum number of execution cycles. In practice, the number of execution cycles will be increased depending on the conditions such as: * When there is a conflict between instruction fetch and data access * When the destination register of a load instruction (memory register) is also used by the instruction immediately after the load instruction. Rev. 2.00 Sep. 10, 2008 Page 45 of 1130 REJ09B0402-0200 Section 2 CPU 2.6 Processing States www..com The CPU has the five processing states: reset, exception handling, bus release, program execution, and power-down. Figure 2.4 shows the CPU state transition. From any state except deep software standby mode when RES = 1 and MRES = 0 From any state when RES = 0 Power-on reset state RES = 0 RES = 1 When internal power-on reset by WDT or internal manual reset by WDT occurs. RES = 0 Manual reset state RES = 1, MRES = 1 Reset state Exception handling state Bus request generated Exception processing source occurs Bus request cleared Exception processing ends NMI interrupt or IRQ interrupt occurs Bus request cleared Bus release state Bus request generated Bus request generated Bus request cleared Program execution state SSBY bit = 0 for SLEEP instruction SSBY bit = 1 and STBYMD bit = 1 for SLEEP instruction SSBY bit = 1 and STBYMD bit = 0 for SLEEP instruction Sleep mode Software standby mode Deep software standby mode Power-down mode Figure 2.4 Transitions between Processing States Rev. 2.00 Sep. 10, 2008 Page 46 of 1130 REJ09B0402-0200 Section 2 CPU * Reset state The CPU is reset. When the RES pin is low, the CPU enters the www..com power-on reset state. When the RES pin is high and MRES pin is low, the CPU enters the manual reset state. * Exception handling state This state is a transitional state in which the CPU processing state changes due to a request for exception handling such as a reset or an interrupt. When a reset occurs, the execution start address as the initial value of the program counter (PC) and the initial value of the stack pointer (SP) are fetched from the exception handling vector table. Then, a branch is made for the start address to execute a program. When an interrupt occurs, the PC and status register (SR) are saved in the stack area pointed to by SP. The start address of an exception handling routine is fetched from the exception handling vector table and a branch to the address is made to execute a program. Then the processing state enters the program execution state. * Program execution state The CPU executes programs sequentially. * Power-down state The CPU stops to reduce power consumption. The SLEEP instruction makes the CPU enter sleep mode, software standby mode, or deep software standby mode. * Bus release state In the bus release state, the CPU releases access rights to the bus to the device that has requested them. Rev. 2.00 Sep. 10, 2008 Page 47 of 1130 REJ09B0402-0200 Section 2 CPU www..com Rev. 2.00 Sep. 10, 2008 Page 48 of 1130 REJ09B0402-0200 Section 3 MCU Operating Modes Section 3 MCU Operating Modes www..com 3.1 Selection of Operating Modes This LSI has four MCU operating modes and three on-chip flash memory programming modes. The operating mode is determined by the setting of FWE, MD1, and MD0 pins. Table 3.1 shows the allowable combinations of these pin settings; do not set these pins in the other way than the shown combinations. When power is applied to the system, be sure to conduct power-on reset. The MCU operating mode can be selected from MCU extension modes 0 and 2 and single chip mode. For the on-chip flash memory programming mode, boot mode, user boot mode, and user program mode which are on-chip programming modes are available. Table 3.1 Selection of Operating Modes Pin Setting Mode No. Mode 0 Mode 2 Mode 3 Mode 4* Mode 5* Mode 6* Mode 7* 2 Bus Width of CS0 Space 1 FWE 0 0 0 1 1 1 1 MD1 0 1 1 0 0 1 1 MD0* 0 0 1 0 1 0 1 Mode Name MCU extension mode 0 MCU extension mode 2 Single chip mode Boot mode On-Chip ROM Disabled Enabled Enabled Enabled SH7136 SH7137 8 8 8 8 2 User boot mode Enabled User programming mode Enabled 2 2 Notes: 1. The SH7136 does not have the MD0 pin and only supports the following operating modes according to the combination of the FWE and MD1 pins. Single chip mode: FWE pin = 0 and MD1 pin = 1 Boot mode: FWE pin = 1 and MD1 pin = 0 User programming mode: FWE pin= 1 and MD1 pin = 1 2. Flash memory programming mode. Rev. 2.00 Sep. 10, 2008 Page 49 of 1130 REJ09B0402-0200 Section 3 MCU Operating Modes 3.2 Input/Output Pins www..com Table 3.2 describes the configuration of operating mode related pin. Table 3.2 Pin Name MD0 MD1 FWE Pin Configuration Input/Output Input Input Input Function Designates operating mode through the level applied to this pin Designates operating mode through the level applied to this pin Enables, by hardware, programming/erasing of the on-chip flash memory Rev. 2.00 Sep. 10, 2008 Page 50 of 1130 REJ09B0402-0200 Section 3 MCU Operating Modes 3.3 3.3.1 Operating Modes www..com Mode 0 (MCU Extension Mode 0) CS0 space becomes external memory spaces with 8-bit bus width in SH7137. 3.3.2 Mode 2 (MCU Extension Mode 2) The on-chip ROM is enabled and CS space can be used in this mode. 3.3.3 Mode 3 (Single Chip Mode) All ports can be used in this mode, however the external address cannot be used. Rev. 2.00 Sep. 10, 2008 Page 51 of 1130 REJ09B0402-0200 Section 3 MCU Operating Modes 3.4 Address Map www..com The address maps for the operating modes are shown in figures 3.1 and 3.2. Mode 3 Single chip mode H'00000000 On-chip ROM (256 Kbytes) H'0003FFFF H'00040000 Reserved H'FFFF7FFF H'FFFF8000 On-chip RAM (16 Kbytes) H'FFFFBFFF H'FFFFC000 On-chip peripheral I/O registers H'FFFFFFFF Figure 3.1 Address Map for Each Operating Mode in SH7136 Rev. 2.00 Sep. 10, 2008 Page 52 of 1130 REJ09B0402-0200 Section 3 MCU Operating Modes Mode 0 On-chip ROM disabled mode H'00000000 Mode 2 On-chip ROM enabled mode H'00000000 H'00000000 Mode 3 Single chip mode www..com On-chip ROM (256 Kbytes) CS0 space H'000FFFFF H'00100000 On-chip ROM (256 Kbytes) H'0003FFFF H'00040000 H'0003FFFF H'00040000 Reserved Reserved H'01FFFFFF H'02000000 CS0 space H'020FFFFF H'02100000 Reserved H'03FFFFFF H'04000000 H'03FFFFFF H'04000000 CS1 space H'040FFFFF H'04100000 H'040FFFFF H'04100000 CS1 space Reserved Reserved Reserved H'FFFF7FFF H'FFFF8000 H'FFFF7FFF H'FFFF8000 H'FFFF7FFF H'FFFF8000 On-chip RAM (16 Kbytes) On-chip RAM (16 Kbytes) On-chip RAM (16 Kbytes) H'FFFFBFFF H'FFFFC000 H'FFFFBFFF H'FFFFC000 H'FFFFBFFF H'FFFFC000 On-chip peripheral I/O registers H'FFFFFFFF On-chip peripheral I/O registers H'FFFFFFFF H'FFFFFFFF On-chip peripheral I/O registers Figure 3.2 Address Map for Each Operating Mode in SH7137 Rev. 2.00 Sep. 10, 2008 Page 53 of 1130 REJ09B0402-0200 Section 3 MCU Operating Modes 3.5 Initial State in This LSI www..com In the initial state of this LSI, some of on-chip modules are set in module standby state for saving power. When operating these modules, clear module standby state according to the procedure in section 24, Power-Down Modes. 3.6 Note on Changing Operating Mode When changing operating mode while power is applied to this LSI, make sure to do it in the power-on reset state (that is, the low level is applied to the RES pin). CK MD1, MD0 tMDS* RES Note: * See section 26.3.2, Control Signal Timing. Figure 3.3 Reset Input Timing when Changing Operating Mode Rev. 2.00 Sep. 10, 2008 Page 54 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) Section 4 Clock Pulse Generator (CPG) www..com This LSI has a clock pulse generator (CPG) that generates an internal clock (I), a bus clock (B), a peripheral clock (P), and clocks (MI and MP) for the MTU2S and MTU2 modules. The CPG also controls power-down modes. 4.1 Features * Five clocks generated independently An internal clock (I) for the CPU; a peripheral clock (P) for the on-chip peripheral modules; a bus clock (B = CK) for the external bus interface; a MTU2S clock (MI) for the on-chip MTU2S module; and a MTU2 clock (MP) for the on-chip MTU2 module. * Frequency change function Frequencies of the internal clock (I), bus clock (B), peripheral clock (P), MTU2S clock (MI), and MTU2 clock (MP) can be changed independently using the divider circuit within the CPG. Frequencies are changed by software using the frequency control register (FRQCR) setting. * Power-down mode control The clock can be stopped in sleep mode and standby mode and specific modules can be stopped using the module standby function. * Oscillation stop detection If the clock supplied through the clock input pin stops for any reason, the timer pins can be automatically placed in the high-impedance state. CPGS301C_000020030900 Rev. 2.00 Sep. 10, 2008 Page 55 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) Figure 4.1 shows a block diagram of the clock pulse generator. www..com Oscillator unit MTU2S clock (MI) MTU2 clock (MP) Divider XTAL EXTAL Crystal oscillator x1 x1/2 x1/3 x1/4 x1/8 PLL circuit (x8) Internal clock (I) Oscillation stop detection Oscillation stop detection circuit Peripheral clock (P) Bus clock (B = CK) CK CPG control unit Clock frequency control circuit Standby control circuit OSCCR FRQCR STBCR1 STBCR2 STBCR3 STBCR4 STBCR5 STBCR6 Bus interface [Legend] FRQCR: OSCCR: STBCR1: STBCR2: STBCR3: STBCR4: STBCR5: STBCR6: Internal bus Frequency control register Oscillation stop detection control register Standby control register 1 Standby control register 2 Standby control register 3 Standby control register 4 Standby control register 5 Standby control register 6 Figure 4.1 Block Diagram of Clock Pulse Generator Rev. 2.00 Sep. 10, 2008 Page 56 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) The clock pulse generator blocks function as follows: PLL Circuit: The PLL circuit multiples the clock frequency input from the crystal oscillator or the EXTAL pin by 8. The multiplication ratio is fixed at x8. Crystal Oscillator: The crystal oscillator is an oscillator circuit when a crystal resonator is connected to the XTAL and EXTAL pins. Divider: The divider generates clocks with the frequencies to be used by the internal clock (I), bus clock (B), peripheral clock (P), MTU2S clock (MI), and MTU2 clock (MP). The frequencies can be selected from 1, 1/2, 1/3, 1/4, and 1/8 times the frequency output from the PLL circuit. The division ratio should be specified in the frequency control register (FRQCR). Oscillation Stop Detection Circuit: This circuit detects an abnormal condition in the crystal oscillator. Clock Frequency Control Circuit: The clock frequency control circuit controls the clock frequency according to the setting in the frequency control register (FRQCR). Standby Control Circuit: The standby control circuit controls the state of the on-chip oscillator circuit and other modules in sleep or standby mode. Frequency Control Register (FRQCR): The frequency control register (FRQCR) has control bits for the frequency division ratios of the internal clock (I), bus clock (B), peripheral clock (P), MTU2S clock (MI), and MTU2 clock (MP). Oscillation Stop Detection Control Register (OSCCR): The oscillation stop detection control register (OSCCR) has an oscillation stop detection flag and a bit for selecting flag status output through an external pin. Standby Control Registers 1 to 6 (STBCR1 to STBCR6): The standby control register (STBCR) has bits for controlling the power-down modes. For details, see section 24, Power-Down Modes. www..com Rev. 2.00 Sep. 10, 2008 Page 57 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) Table 4.1 shows the operating clock for each module. Table 4.1 Operating Clock for Each Module Operating Module CPU UBC ROM RAM Operating Clock Peripheral clock (P) www..com Operating Clock Internal clock (I) Operating Module POE SCI SSU RCAN-ET IC A/D CMT WDT 2 Bus clock (B) BSC DTC MTU2 clock (MP) MTU2S clock (MI) MTU2 MTU2S Rev. 2.00 Sep. 10, 2008 Page 58 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) 4.2 Input/Output Pins www..com Table 4.2 shows the CPG pin configuration. Table 4.2 Pin Name Pin Configuration Abbr. I/O Output Input Output Description Connects a crystal resonator. Connects a crystal resonator or an external clock. Outputs an external clock. Crystal input/output XTAL pins EXTAL (clock input pins) Clock output pin CK Note: To use the clock output (CK) pin, appropriate settings may be needed for the pin in the pin function controller (PFC) in some cases. For details, refer to section 20, Pin Function Controller (PFC). Rev. 2.00 Sep. 10, 2008 Page 59 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) 4.3 Clock Operating Mode www..com Table 4.3 shows the clock operating mode of this LSI. Table 4.3 Clock Operating Mode Clock I/O Source EXTAL input or crystal resonator * Output CK* PLL Circuit ON (x8) Input to Divider x8 Clock Operating Mode 1 Note: To output the clock through the clock output (CK) pin, appropriate settings should be made in the pin function controller (PFC). For details, refer to section 20, Pin Function Controller (PFC). Mode 1: The frequency of the external clock input from the EXTAL pin is multiplied by 8 in the PLL circuit before being supplied to the on-chip modules in this LSI, which eliminates the need to generate a high-frequency clock outside the LSI. Since the input clock frequency ranging from 5 MHz to 12.5 MHz can be used, the internal clock (I) frequency ranges from 10 MHz to 80 MHz. Maximum operating frequencies: I = 80 MHz, B = 40 MHz, P = 40 MHz, MI = 80 MHz, and MP = 40 MHz Table 4.4 shows the frequency division ratios that can be specified with FRQCR. Rev. 2.00 Sep. 10, 2008 Page 60 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) Table 4.4 PLL Multiplication Ratio I x8 Frequency Division Ratios Specifiable with FRQCR FRQCR Division Ratio Setting B 1/8 1/8 1/8 1/4 1/4 1/4 1/4 1/3 1/8 1/8 1/8 1/4 1/4 1/4 1/4 1/4 1/4 1/4 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 P 1/8 1/8 1/8 1/8 1/8 1/8 1/4 1/3 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/4 1/4 1/8 1/8 1/8 1/8 1/8 1/8 1/4 1/4 1/4 MI 1/8 1/8 1/4 1/8 1/4 1/4 1/4 1/3 1/8 1/4 1/2 1/8 1/4 1/4 1/2 1/2 1/4 1/2 1/8 1/4 1/4 1/2 1/2 1/2 1/4 1/2 1/2 MP I 1/8 1/8 1/8 1/8 1/8 1/4 1/4 1/3 1/8 1/8 1/8 1/8 1/8 1/4 1/8 1/4 1/4 1/4 1/8 1/8 1/4 1/8 1/4 1/2 1/4 1/4 1/2 1 2 2 2 2 2 2 8/3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 www..com Clock Ratio B 1 1 1 2 2 2 2 8/3 1 1 1 2 2 2 2 2 2 2 4 4 4 4 4 4 4 4 4 P 1 1 1 1 1 1 2 8/3 1 1 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 2 MI 1 1 2 1 2 2 2 8/3 1 2 4 1 2 2 4 4 2 4 1 2 2 4 4 4 2 4 4 Input MP Clock 1 1 1 1 1 2 2 8/3 1 1 1 1 1 2 1 2 2 2 1 1 2 1 2 4 2 2 4 10 Clock Frequency (MHz)* I 10 20 20 20 20 20 20 26 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 B 10 10 10 20 20 20 20 26 10 10 10 20 20 20 20 20 20 20 40 40 40 40 40 40 40 40 40 P 10 10 10 10 10 10 20 26 10 10 10 10 10 10 10 10 20 20 10 10 10 10 10 10 20 20 20 MI 10 10 20 10 20 20 20 26 10 20 40 10 20 20 40 40 20 40 10 20 20 40 40 40 20 40 40 MP 10 10 10 10 10 20 20 26 10 10 10 10 10 20 10 20 20 20 10 10 20 10 20 40 20 20 40 1/8 1/4 1/4 1/4 1/4 1/4 1/4 1/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 Rev. 2.00 Sep. 10, 2008 Page 61 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) PLL Multiplication Ratio I x8 FRQCR Division Ratio Setting B 1/2 1/8 1/8 1/8 1/8 1/4 1/4 1/4 1/4 1/4 1/4 1/4 1/4 1/4 1/4 1/3 1/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 P 1/2 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/4 1/4 1/4 1/3 1/3 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/4 1/4 MI 1/2 1/8 1/4 1/2 1/1 1/8 1/4 1/4 1/2 1/2 1/1 1/1 1/4 1/2 1/1 1/3 1/1 1/8 1/4 1/4 1/2 1/2 1/2 1/1 1/1 1/1 1/4 1/2 MP I 1/2 1/8 1/8 1/8 1/8 1/8 1/8 1/4 1/8 1/4 1/8 1/4 1/4 1/4 1/4 1/3 1/3 1/8 1/8 1/4 1/8 1/4 1/2 1/8 1/4 1/2 1/4 1/4 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 Clock Ratio B 4 1 1 1 1 2 2 2 2 2 2 2 2 2 2 8/3 8/3 4 4 4 4 4 4 4 4 4 4 4 P 4 1 1 1 1 1 1 1 1 1 1 1 2 2 2 8/3 8/3 1 1 1 1 1 1 1 1 1 2 2 MI 4 1 2 4 8 1 2 2 4 4 8 8 2 4 8 8/3 8 1 2 2 4 4 4 8 8 8 2 4 Clock Frequency (MHz)* www..com Input MP Clock I B P MI MP 4 1 1 1 1 1 1 2 1 2 1 2 2 2 2 8/3 8/3 1 1 2 1 2 4 1 2 4 2 2 10 40 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 40 10 10 10 10 20 20 20 20 20 20 20 20 20 20 26 26 40 40 40 40 40 40 40 40 40 40 40 40 10 10 10 10 10 10 10 10 10 10 10 20 20 20 26 26 10 10 10 10 10 10 10 10 10 20 20 40 10 20 40 80 10 20 20 40 40 80 80 20 40 80 26 80 10 20 20 40 40 40 80 80 80 20 40 40 10 10 10 10 10 10 20 10 20 10 20 20 20 20 26 26 10 10 20 10 20 40 10 20 40 20 20 1/2 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 Rev. 2.00 Sep. 10, 2008 Page 62 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) PLL Multiplication Ratio I x8 FRQCR Division Ratio Setting B 1/2 1/2 1/2 1/2 1/2 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 P 1/4 1/4 1/4 1/2 1/2 1/4 1/4 1/4 1/4 1/4 1/4 1/3 1/3 1/3 1/2 1/2 1/2 1/1 MI 1/2 1/1 1/1 1/2 1/1 1/4 1/2 1/2 1/1 1/1 1/1 1/3 1/1 1/1 1/2 1/1 1/1 1/1 MP I 1/2 1/4 1/2 1/2 1/2 1/4 1/4 1/2 1/4 1/2 1/1 1/3 1/3 1/1 1/2 1/2 1/1 1/1 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 Clock Ratio B 4 4 4 4 4 8 8 8 8 8 8 8 8 8 8 8 8 8 P 2 2 2 4 4 2 2 2 2 2 2 8/3 8/3 8/3 4 4 4 8 MI 4 8 8 4 8 2 4 4 8 8 8 8/3 8 8 4 8 8 8 Clock Frequency (MHz)* www..com Input MP Clock I B P MI MP 4 2 4 4 4 2 2 4 2 4 8 8/3 8/3 8 4 4 8 8 5 10 80 80 80 80 80 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 20 20 20 40 40 10 10 10 10 10 10 13 13 13 20 20 20 40 40 80 80 40 80 10 20 20 40 40 40 13 40 40 20 40 40 40 40 20 40 40 40 10 10 20 10 20 40 13 13 40 20 20 40 40 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 Rev. 2.00 Sep. 10, 2008 Page 63 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) Notes: * Clock frequencies when the input clock frequency is assumed to be the shown value. 1. The PLL multiplication ratio is fixed at x8. The division ratio can be selected from x1, www..com x1/2, x1/3, x1/4, and x1/8 for each clock by the setting in the frequency control register. 2. The output frequency of the PLL circuit is the product of the frequency of the input from the crystal resonator or EXTAL pin and the multiplication ratio (x8) of the PLL circuit. 3. The input to the divider is always the output from the PLL circuit. 4. The internal clock (I) frequency is the product of the frequency of the input from the crystal resonator or EXTAL pin, the multiplication ratio (x8) of the PLL circuit, and the division ratio of the divider. The resultant frequency must be a maximum of 80 MHz (maximum operating frequency). 5. The bus clock (B) frequency is the product of the frequency of the input from the crystal resonator or EXTAL pin, the multiplication ratio (x8) of the PLL circuit, and the division ratio of the divider. The resultant frequency must be a maximum of 40 MHz and equal to or lower than the internal clock (I) frequency. 6. The peripheral clock (P) frequency is the product of the frequency of the input from the crystal resonator or EXTAL pin, the multiplication ratio (x8) of the PLL circuit, and the division ratio of the divider. The resultant frequency must be a maximum of 40 MHz and equal to or lower than the bus clock (B) frequency. 7. When using the MTU2S and MTU2, the MTU2S clock (MI) frequency must be equal to or lower than the internal clock (I) frequency and equal to or higher than the MTU2 clock (MP) frequency. The MTU2 clock (MP) frequency must be equal to or lower than the MTU2S clock (MI) frequency and the bus clock (B) frequency, and equal to or higher than the peripheral clock frequency (P). The MTU2S clock (MI) frequency and MTU2 clock (MP) frequency are the product of the frequency of the input from the crystal resonator or EXTAL pin, the multiplication ratio (x8) of the PLL circuit, and the division ratio of the divider. 8. The frequency of the CK pin is always be equal to the bus clock (B) frequency. Rev. 2.00 Sep. 10, 2008 Page 64 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) 4.4 Register Descriptions www..com The CPG has the following registers. For details on the addresses of these registers and the states of these registers in each processing state, see section 25, List of Registers. Table 4.5 Register Configuration Abbreviation FRQCR OSCCR R/W R/W R/W Initial Value H'36DB H'00 Address H'FFFFE800 H'FFFFE814 Access Size 16 8 Register Name Frequency control register Oscillation stop detection control register 4.4.1 Frequency Control Register (FRQCR) FRQCR is a 16-bit readable/writable register that specifies the frequency division ratios for the internal clock (I), bus clock (B), peripheral clock (P), MTU2S clock (MI), and MTU2 clock (MP). FRQCR can be accessed only in words. FRQCR is initialized to H'36DB only by a power-on reset (except a power-on reset due to a WDT overflow). Bit: 15 - 14 13 IFC[2:0] 12 11 10 BFC[2:0] 9 8 7 PFC[2:0] 6 5 4 MIFC[2:0] 3 2 1 MPFC[2:0] 0 Initial value: 0 R/W: R 0 R/W 1 R/W 1 R/W 0 R/W 1 R/W 1 R/W 0 R/W 1 R/W 1 R/W 0 R/W 1 R/W 1 R/W 0 R/W 1 R/W 1 R/W Rev. 2.00 Sep. 10, 2008 Page 65 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) Bit 15 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 14 to 12 IFC[2:0] 011 R/W Internal Clock (I) Frequency Division Ratio Specify the division ratio of the internal clock (I) frequency with respect to the output frequency of PLL circuit. If a prohibited value is specified, subsequent operation is not guaranteed. 000: x1 001: x1/2 010: x1/3 011: x1/4 100: x1/8 Other than above: Setting prohibited 11 to 9 BFC[2:0] 011 R/W Bus Clock (B) Frequency Division Ratio Specify the division ratio of the bus clock (B) frequency with respect to the output frequency of PLL circuit. If a prohibited value is specified, subsequent operation is not guaranteed. 000: x1 001: x1/2 010: x1/3 011: x1/4 100: x1/8 Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 66 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) Bit 8 to 6 Bit Name PFC[2:0] Initial Value 011 R/W R/W Description www..com Peripheral Clock (P) Frequency Division Ratio Specify the division ratio of the peripheral clock (P) frequency with respect to the output frequency of PLL circuit. If a prohibited value is specified, subsequent operation is not guaranteed. 000: x1 001: x1/2 010: x1/3 011: x1/4 100: x1/8 Other than above: Setting prohibited 5 to 3 MIFC[2:0] 011 R/W MTU2S Clock (MI) Frequency Division Ratio Specify the division ratio of the MTU2S clock (MI) frequency with respect to the output frequency of PLL circuit. If a prohibited value is specified, subsequent operation is not guaranteed. 000: x1 001: x1/2 010: x1/3 011: x1/4 100: x1/8 Other than above: Setting prohibited 2 to 0 MPFC[2:0] 011 R/W MTU2 Clock (MP) Frequency Division Ratio Specify the division ratio of the MTU2 clock (MP) frequency with respect to the output frequency of PLL circuit. If a prohibited value is specified, subsequent operation is not guaranteed. 000: x1 001: x1/2 010: x1/3 011: x1/4 100: x1/8 Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 67 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) 4.4.2 Oscillation Stop Detection Control Register (OSCCR) www..com OSCCR is an 8-bit readable/writable register that has an oscillation stop detection flag and selects flag status output to an external pin. OSCCR can be accessed only in bytes. Bit: 7 - 6 - 5 - 4 - 3 - 2 OSC STOP 1 - 0 OSC ERS Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W Bit 7 to 3 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 2 OSCSTOP 0 R Oscillation Stop Detection Flag [Setting conditions] * * * * When a stop in the clock input is detected during normal operation When software standby mode is entered By a power-on reset input through the RES pin When software standby mode is canceled [Clearing conditions] 1 0 R Reserved This bit is always read as 0. The write value should always be 0. 0 OSCERS 0 R/W Oscillation Stop Detection Flag Output Select Selects whether to output the oscillation stop detection flag signal through the WDTOVF pin. 0: Outputs only the WDT overflow signal through the WDTOVF pin 1: Outputs the WDT overflow signal and the oscillation stop detection flag signal through the WDTOVF pin Rev. 2.00 Sep. 10, 2008 Page 68 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) 4.5 Changing Frequency www..com Selecting division ratios for the frequency divider can change the frequencies of the internal clock (I), bus clock (B), peripheral clock (P), MTU2S clock (MI), and MTU2 clock (MP). This is controlled by software through the frequency control register (FRQCR). The following describes how to specify the frequencies. 1. In the initial state, IFC2 to IFC0 = H'011 (x1/4), BFC2 to BFC0 = H'011 (x1/4), PFC2 to PFC0 = H'011 (x1/4), MIFC2 to MIFC0 = H'011 (x1/4), and MPFC2 to MPFC0 = H'011 (x1/4). 2. Stop all modules except the CPU, on-chip ROM, and on-chip RAM. 3. Set the desired values in bits IFC2 to IFC0, BFC2 to BFC0, PFC2 to PFC0, MIFC2 to MIFC0, and MPFC2 to MPFC0 bits. Since the frequency multiplication ratio in the PLL circuit is fixed at x8, the frequencies are determined only be selecting division ratios. When specifying the frequencies, satisfy the following condition: internal clock (I) bus clock (B) peripheral clock (P). When using the MTU2S clock and MTU2 clock, specify the frequencies to satisfy the following condition: internal clock (I) MTU2S clock (MI) MTU2 clock (MP) peripheral clock (P) and bus clock (B) MTU2 clock (MP). Code to rewrite values of FRQCR should be executed in the on-chip ROM or on-chip RAM. 4. After an instruction to rewrite FRQCR has been issued, the actual clock frequencies will change after (1 to 24n) cyc + 11B + 7P. n: Division ratio specified by the BFC bit in FRQCR (1, 1/2, 1/3, 1/4, or 1/8) cyc: Clock obtained by dividing EXTAL by 8 with the PLL. Note: (1 to 24n) depends on the internal state. Rev. 2.00 Sep. 10, 2008 Page 69 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) 4.6 Oscillator www..com Clock pulses can be supplied from a connected crystal resonator or an external clock. 4.6.1 Connecting Crystal Resonator A crystal resonator can be connected as shown in figure 4.2. Use the damping resistance (Rd) listed in table 4.6. Use a crystal resonator that has a resonance frequency of 5 to 12.5 MHz. It is recommended to consult the crystal resonator manufacturer concerning the compatibility of the crystal resonator and the LSI. CL1 EXTAL XTAL Rd CL2 CL1 = CL2 = 18 to 22 pF (Reference values) Figure 4.2 Connection of Crystal Resonator (Example) Table 4.6 Damping Resistance Values (Reference Values) 5 500 8 200 10 0 12.5 0 Frequency (MHz) Rd () (Reference values) Figure 4.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator with the characteristics listed in table 4.7. CL XTAL L Rs EXTAL C0 Figure 4.3 Crystal Resonator Equivalent Circuit Rev. 2.00 Sep. 10, 2008 Page 70 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) Table 4.7 Crystal Resonator Characteristics 5 120 7 8 80 7 www..com 10 12.5 Frequency (MHz) Rs Max. () (Reference values) C0 Max. (pF) (Reference values) 60 7 50 7 4.6.2 External Clock Input Method Figure 4.4 shows an example of an external clock input connection. In this case, make the external clock high level to stop it when in software standby mode. During operation, make the external input clock frequency 5 to 12.5 MHz. When leaving the XTAL pin open, make sure the parasitic capacitance is less than 10 pF. Even when inputting an external clock, be sure to wait at least the oscillation stabilization time in power-on sequence or in releasing software standby mode, in order to ensure the PLL stabilization time. EXTAL XTAL Open state External clock input Figure 4.4 Example of External Clock Connection Rev. 2.00 Sep. 10, 2008 Page 71 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) 4.7 Function for Detecting Oscillator Stop www..com This CPG detects a stop in the clock input if any system abnormality halts the clock supply. When no change has been detected in the EXTAL input for a certain period, the OSCSTOP bit in OSCCR is set to 1 and this state is retained until a power-on reset is input through the RES pin or software standby mode is canceled. If the OSCERS bit is set to 1 at this time, an oscillation stop detection flag signal is output through the WDTOVF pin. In addition, the high-current ports (pins to which the TIOC3B, TIOC3D, and TIOC4A to TIOC4D signals in the MTU2 and the TIOC3BS, TIOC3DS, and TIOC4AS to TIOC4DS signals in the MTU2S are assigned) can be placed in highimpedance state regardless of the PFC setting. For details, refer to appendix A, Pin States. Even in software standby mode, these pins can be placed in high-impedance state. For details, refer to appendix A, Pin States. These pins enter the normal state after software standby mode is canceled. Under an abnormal condition where oscillation stops while the LSI is not in software standby mode, LSI operations other than the oscillation stop detection function become unpredictable. In this case, even after oscillation is restarted, LSI operations including the above high-current pins become unpredictable. Even while no change is detected in the EXTAL input, the PLL circuit in this LSI continues oscillating at a frequency range from 100 kHz to 10 MHz (depending on the temperature and operating voltage). Rev. 2.00 Sep. 10, 2008 Page 72 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) 4.8 4.8.1 Usage Notes www..com Note on Crystal Resonator A sufficient evaluation at the user's site is necessary to use the LSI, by referring the resonator connection examples shown in this section, because various characteristics related to the crystal resonator are closely linked to the user's board design. As the oscillator circuit's circuit constant will depend on the resonator and the floating capacitance of the mounting circuit, the value of each external circuit's component should be determined in consultation with the resonator manufacturer. The design must ensure that a voltage exceeding the maximum rating is not applied to the oscillator pin. 4.8.2 Notes on Board Design Measures against radiation noise are taken in this LSI. If further reduction in radiation noise is needed, it is recommended to use a multiple layer board and provide a layer exclusive to the system ground. When using a crystal resonator, place the crystal resonator and its load capacitors as close as possible to the XTAL and EXTAL pins. Do not route any signal lines near the oscillator circuitry as shown in figure 4.5. Otherwise, correct oscillation can be interfered by induction. Avoid Signal A Signal B CL2 This LSI XTAL EXTAL CL1 Figure 4.5 Cautions for Oscillator Circuit Board Design Rev. 2.00 Sep. 10, 2008 Page 73 of 1130 REJ09B0402-0200 Section 4 Clock Pulse Generator (CPG) A circuitry shown in figure 4.6 is recommended as an external circuitry around the PLL. Separate the PLL power lines (PLLVss) and the system power lines (Vcc, Vss) at the board power supply www..com source, and be sure to insert bypass capacitors CB and CPB close to the pins. PLLVSS VCL CPB = 0.47 F* VCC CB = 0.1 F* VSS (Recommended values are shown.) Note: * CB and CPB are laminated ceramic type. Figure 4.6 Recommended External Circuitry around PLL Rev. 2.00 Sep. 10, 2008 Page 74 of 1130 REJ09B0402-0200 Section 5 Exception Handling Section 5 Exception Handling www..com 5.1 5.1.1 Overview Types of Exception Handling and Priority Exception handling is started by four sources: resets, address errors, interrupts and instructions and have the priority, as shown in table 5.1. When several exceptions are detected at once, they are processed according to the priority. Table 5.1 Exception Reset Types of Exceptions and Priority Exception Source Power-on reset Manual reset Priority High Interrupt Address error Instruction User break (break before instruction execution) CPU address error (instruction fetch) General illegal instructions (undefined code) Illegal slot instruction (undefined code placed immediately after a delayed branch instruction*1 or instruction that changes the PC value*2) Trap instruction (TRAPA instruction) Address error Interrupt Address error Interrupt CPU address error (data access) User break (break after instruction execution or operand break) DTC address error (data access) NMI IRQ On-chip peripheral modules Low Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, and BRAF. 2. Instructions that change the PC value: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, LDC Rm,SR, LDC.L @Rm+,SR. Rev. 2.00 Sep. 10, 2008 Page 75 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.1.2 Exception Handling Operations www..com The exceptions are detected and the exception handling starts according to the timing shown in table 5.2. Table 5.2 Exception Reset Power-on reset Manual reset Address error Interrupt Instruction Trap instruction General illegal instructions Illegal slot instructions Timing for Exception Detection and Start of Exception Handling Timing of Source Detection and Start of Exception Handling Started when the RES pin changes from low to high or when the WDT overflows. Started when the MRES pin changes from low to high or when the WDT overflows. Detected during the instruction decode stage and started after the execution of the current instruction is completed. Started by the execution of the TRAPA instruction. Started when an undefined code placed at other than a delay slot (immediately after a delayed branch instruction) is decoded. Started when an undefined code placed at a delay slot (immediately after a delayed branch instruction) or an instruction that changes the PC value is detected. When exception handling starts, the CPU operates Exception Handling Triggered by Reset: The initial values of the program counter (PC) and stack pointer (SP) are fetched from the exception handling vector table (PC from the address H'00000000 and SP from the address H'00000004 when a power-on reset. PC from the address H'00000008 and SP from the address H'0000000C when a manual reset.). For details, see section 5.1.3, Exception Handling Vector Table. H'00000000 is then written to the vector base register (VBR), and H'F (B'1111) is written to the interrupt mask bits (I3 to I0) in the status register (SR). The program starts from the PC address fetched from the exception handling vector table. Exception Handling Triggered by Address Error, Interrupt, and Instruction: SR and PC are saved to the stack indicated by R15. For interrupt exception handling, the interrupt priority level is written to the interrupt mask bits (I3 to I0) in SR. For address error and instruction exception handling, bits I3 to I0 are not affected. The start address is then fetched from the exception handling vector table and the program starts from that address. Rev. 2.00 Sep. 10, 2008 Page 76 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.1.3 Exception Handling Vector Table www..com Before exception handling starts, the exception handling vector table must be set in memory. The exception handling vector table stores the start addresses of exception handling routines. (The reset exception handling table holds the initial values of PC and SP.) All exception sources are given different vector numbers and vector table address offsets. The vector table addresses are calculated from these vector numbers and vector table address offsets. During exception handling, the start addresses of the exception handling routines are fetched from the exception handling vector table that is indicated by this vector table address. Table 5.3 shows the vector numbers and vector table address offsets. Table 5.4 shows how vector table addresses are calculated. Table 5.3 Vector Numbers and Vector Table Address Offsets Vector Number 0 1 2 3 4 5 6 7 8 CPU address error DTC address error Interrupt NMI User break (Reserved for system use) 9 10 11 12 13 : 31 Trap instruction (user vector) 32 : 63 Vector Table Address Offset H'00000000 to H'00000003 H'00000004 to H'00000007 H'00000008 to H'0000000B H'0000000C to H'0000000F H'00000010 to H'00000013 H'00000014 to H'00000017 H'00000018 to H'0000001B H'0000001C to H'0000001F H'00000020 to H'00000023 H'00000024 to H'00000027 H'00000028 to H'0000002B H'0000002C to H'0000002F H'00000030 to H'00000033 H'00000034 to H'00000037 : H'0000007C to H'0000007F H'00000080 to H'00000083 : H'000000FC to H'000000FF Exception Handling Source Power-on reset PC SP Manual reset PC SP General illegal instruction (Reserved for system use) Illegal slot instruction (Reserved for system use) Rev. 2.00 Sep. 10, 2008 Page 77 of 1130 REJ09B0402-0200 Section 5 Exception Handling Exception Handling Source Interrupt IRQ0 IRQ1 IRQ2 IRQ3 (Reserved for system use) Vector Number 64 65 66 67 68 69 70 71 Vector Table Address Offset H'00000100 to H'00000103 www..com H'00000104 to H'00000107 H'00000108 to H'0000010B H'0000010C to H'0000010F H'00000110 to H'00000113 H'00000114 to H'00000117 H'00000118 to H'0000011B H'0000011C to H'0000011F H'00000120 to H'00000123 : H'000003FC to H'000003FF On-chip peripheral module* 72 : 255 Note: * For details on the vector numbers and vector table address offsets of on-chip peripheral module interrupts, see table 6.3 in section 6, Interrupt Controller (INTC). Table 5.4 Calculating Exception Handling Vector Table Addresses Vector Table Address Calculation Vector table address = (vector table address offset) = (vector number) x 4 Vector table address = VBR + (vector table address offset) = VBR + (vector number) x 4 Exception Source Resets Address errors, interrupts, instructions Notes: 1. VBR: Vector base register 2. Vector table address offset: See table 5.3. 3. Vector number: See table 5.3. Rev. 2.00 Sep. 10, 2008 Page 78 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.2 5.2.1 Resets www..com Types of Resets Resets have priority over any exception source. There are two types of resets: power-on resets and manual resets. As table 5.5 shows, both types of resets initialize the internal status of the CPU. In power-on resets, all registers of the on-chip peripheral modules are initialized; in manual resets, they are not. Table 5.5 Reset Status Conditions for Transition to Reset State WDT Overflow Overflow Internal State On-Chip Peripheral Module Initialized Initialized POE, PFC, I/O Port Initialized Initialized Type Power-on reset RES Low High MRES High CPU, INTC Initialized Initialized Initialized Manual reset High Not overflowed Low Not initialized Not initialized 5.2.2 Power-On Reset Power-On Reset by RES Pin: When the RES pin is driven low, this LSI enters the power-on reset state. To reliably reset this LSI, the RES pin should be kept low for at least the oscillation settling time when applying the power or when in standby mode (when the clock is halted) or at least 20 tcyc when the clock is operating. During the power-on reset state, CPU internal states and all registers of on-chip peripheral modules are initialized. See appendix A, Pin States, for the status of individual pins during power-on reset mode. In the power-on reset state, power-on reset exception handling starts when driving the RES pin high after driving the pin low for the given time. The CPU operates as follows: 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table. 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table. 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3 to I0) of the status register (SR) are set to H'F (B'1111). 4. The values fetched from the exception handling vector table are set in PC and SP, then the program starts. Rev. 2.00 Sep. 10, 2008 Page 79 of 1130 REJ09B0402-0200 Section 5 Exception Handling Be certain to always perform power-on reset exception handling when turning the system power on. www..com Power-On Reset by WDT: When WTCNT of the WDT overflows while a setting is made so that a power-on reset can be generated in watchdog timer mode of the WDT, this LSI enters the power-on reset state. The frequency control register (FRQCR) in the clock pulse generator (CPG) and the watchdog timer (WDT) registers are not initialized by the reset signal generated by the WDT (these registers are only initialized by a power-on reset from the RES pin). If a reset caused by the signal input on the RES pin and a reset caused by a WDT overflow occur simultaneously, the RES pin reset has priority, and the WOVF bit in WTCSR is cleared to 0. When the power-on reset exception handling caused by the WDT is started, the CPU operates as follows: 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table. 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table. 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3 to I0) of the status register (SR) are set to H'F (B'1111). 4. The values fetched from the exception handling vector table are set in the PC and SP, then the program starts. 5.2.3 Manual Reset When the RES pin is high and the MRES pin is driven low, the LSI becomes to be a manual reset state. To reliably reset the LSI, the MRES pin should be kept at low for at least the duration of the oscillation settling time that is set in WDT when in software standby mode (when the clock is halted) or at least 20 tcyc when the clock is operating. During manual reset, the CPU internal status is initialized. Registers of on-chip peripheral modules are not initialized. When the LSI enters manual reset status in the middle of a bus cycle, manual reset exception processing does not start until the bus cycle has ended. Thus, manual resets do not abort bus cycles. However, once MRES is driven low, hold the low level until the CPU becomes to be a manual reset mode after the bus cycle ends. (Keep at low level for at least the longest bus cycle). See appendix A, Pin States, for the status of individual pins during manual reset mode. In the manual reset status, manual reset exception processing starts when the MRES pin is first kept low for a set period of time and then returned to high. The CPU will then operate in the same procedures as described for power-on resets. Rev. 2.00 Sep. 10, 2008 Page 80 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.3 5.3.1 Address Errors www..com Address Error Sources Address errors occur when instructions are fetched or data is read from or written to, as shown in table 5.6. Table 5.6 Bus Cycles and Address Errors Bus Cycle Type Instruction fetch Bus Master CPU Bus Cycle Description Instruction fetched from even address Instruction fetched from odd address Instruction fetched from a space other than on-chip peripheral module space Instruction fetched from on-chip peripheral module space Instruction fetched from external memory space in single chip mode Data read/write CPU or DTC Word data accessed from even address Word data accessed from odd address Longword data accessed from a longword boundary Longword data accessed from other than a long-word boundary Byte or word data accessed in on-chip peripheral module space Longword data accessed in 16-bit on-chip peripheral module space Longword data accessed in 8-bit on-chip peripheral module space External memory space accessed when in single chip mode Address Errors None (normal) Address error occurs None (normal) Address error occurs Address error occurs None (normal) Address error occurs None (normal) Address error occurs None (normal) None (normal) None (normal) Address error occurs Rev. 2.00 Sep. 10, 2008 Page 81 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.3.2 Address Error Exception Source www..com When an address error exception is generated, the bus cycle which caused the address error ends, the current instruction finishes, and then the address error exception handling starts. The CPU operates as follows: 1. The status register (SR) is saved to the stack. 2. The program counter (PC) is saved to the stack. The PC value to be saved is the start address of the instruction which caused an address error exception. When the instruction that caused the exception is placed in the delay slot, the address of the delayed branch instruction which is placed immediately before the delay slot. 3. The start address of the exception handling routine is fetched from the exception handling vector table that corresponds to the generated address error, and the program starts executing from that address. This branch is not a delayed branch. Rev. 2.00 Sep. 10, 2008 Page 82 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.4 5.4.1 Interrupts www..com Interrupt Sources Table 5.7 shows the sources that start the interrupt exception handling. They are NMI, user break, IRQ, and on-chip peripheral modules. Table 5.7 Type NMI User break IRQ On-chip peripheral module Interrupt Sources Request Source NMI pin (external input) User break controller (UBC) IRQ0 to IRQ3 pins (external input) Multi-function timer pulse unit 2 (MTU2) Multi-function timer pulse unit 2S (MTU2S) Data transfer controller (DTC) Watchdog timer (WDT) A/D converter (A/D_0 and A/D_1) Compare match timer (CMT_0 and CMT_1) Serial communication interface (SCI_0, SCI_1, and SCI_2) Port output enable (POE) Synchronous serial communication unit (SSU) I C bus interface 2 (I C2) Controller area network (RCAN-ET) 2 2 Number of Sources 1 1 4 28 13 1 1 2 2 12 3 3 5 5 All interrupt sources are given different vector numbers and vector table address offsets. For details on vector numbers and vector table address offsets, see table 6.3 in section 6, Interrupt Controller (INTC). Rev. 2.00 Sep. 10, 2008 Page 83 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.4.2 Interrupt Priority www..com The interrupt priority is predetermined. When multiple interrupts occur simultaneously (overlapped interruptions), the interrupt controller (INTC) determines their relative priorities and starts the exception handling according to the results. The priority of interrupts is expressed as priority levels 0 to 16, with priority 0 the lowest and priority 16 the highest. The NMI interrupt has priority 16 and cannot be masked, so it is always accepted. The priority level of the user break interrupt is 15. IRQ interrupt and on-chip peripheral module interrupt priority levels can be set freely using the interrupt priority registers A, D to F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM) of the INTC as shown in table 5.8. The priority levels that can be set are 0 to 15. Level 16 cannot be set. For details on IPRA, IPRD to IPRF, and IPRH to IPRM, see section 6.3.4, Interrupt Priority Registers A, D to F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM). Table 5.8 Type NMI User break IRQ On-chip peripheral module Interrupt Priority Priority Level 16 15 0 to 15 0 to 15 Comment Fixed priority level. Cannot be masked. Fixed priority level. Can be masked. Set with interrupt priority registers A, D to F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM). 5.4.3 Interrupt Exception Handling When an interrupt occurs, the interrupt controller (INTC) ascertains its priority level. NMI is always accepted, but other interrupts are only accepted if they have a priority level higher than the priority level set in the interrupt mask bits (I3 to I0) of the status register (SR). When an interrupt is accepted, exception handling begins. In interrupt exception handling, the CPU saves SR and the program counter (PC) to the stack. The priority level of the accepted interrupt is written to bits I3 to I0 in SR. Although the priority level of the NMI is 16, the value set in bits I3 to I0 is H'F (level 15). Next, the start address of the exception handling routine is fetched from the exception handling vector table for the accepted interrupt, and program execution branches to that address and the program starts. For details on the interrupt exception handling, see section 6.6, Interrupt Operation. Rev. 2.00 Sep. 10, 2008 Page 84 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.5 5.5.1 Exceptions Triggered by Instructions www..com Types of Exceptions Triggered by Instructions Exception handling can be triggered by the trap instruction, illegal slot instructions, and general illegal instructions, as shown in table 5.9. Table 5.9 Type Trap instruction Illegal slot instructions* Types of Exceptions Triggered by Instructions Source Instruction TRAPA Undefined code placed immediately after a delayed branch instruction (delay slot) or instructions that changes the PC value Comment Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF Instructions that changes the PC value: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, LDC Rm,SR, LDC.L @Rm+,SR General illegal instructions* Note: * Undefined code anywhere besides in a delay slot The operation is not guaranteed when undefined instructions other than H'F000 to H'FFFF are decoded. 5.5.2 Trap Instructions When a TRAPA instruction is executed, the trap instruction exception handling starts. The CPU operates as follows: 1. The status register (SR) is saved to the stack. 2. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction. 3. The CPU reads the start address of the exception handling routine from the exception handling vector table that corresponds to the vector number specified in the TRAPA instruction, program execution branches to that address, and then the program starts. This branch is not a delayed branch. Rev. 2.00 Sep. 10, 2008 Page 85 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.5.3 Illegal Slot Instructions www..com An instruction placed immediately after a delayed branch instruction is called "instruction placed in a delay slot". When the instruction placed in the delay slot is an undefined code, illegal slot exception handling starts after the undefined code is decoded. Illegal slot exception handling also starts when an instruction that changes the program counter (PC) value is placed in a delay slot and the instruction is decoded. The CPU handles an illegal slot instruction as follows: 1. The status register (SR) is saved to the stack. 2. The program counter (PC) is saved to the stack. The PC value saved is the target address of the delayed branch instruction immediately before the undefined code or the instruction that rewrites the PC. 3. The start address of the exception handling routine is fetched from the exception handling vector table that corresponds to the exception that occurred. Program execution branches to that address and the program starts. This branch is not a delayed branch. 5.5.4 General Illegal Instructions When an undefined code placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) is decoded, general illegal instruction exception handling starts. The CPU handles the general illegal instructions in the same procedures as in the illegal slot instructions. Unlike processing of illegal slot instructions, however, the program counter value that is stacked is the start address of the undefined code. Rev. 2.00 Sep. 10, 2008 Page 86 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.6 Cases when Exceptions are Accepted www..com When an exception other than resets occurs during decoding the instruction placed in a delay slot or immediately after an interrupt disabled instruction, it may not be accepted and be held shown in table 5.10. In this case, when an instruction which accepts an interrupt request is decoded, the exception is accepted. Table 5.10 Delay Slot Instructions, Interrupt Disabled Instructions, and Exceptions Exception Address Error x* 2 Occurrence Timing Instruction in delay slot General Illegal Instruction Slot Illegal Instruction x* 2 Trap Instruction Interrupt x*3 x*4 Immediately after interrupt disabled instruction*1 [Legend] : Accepted x: Not accepted : Does not occur Notes: 1. Interrupt disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS, and STS.L 2. An exception is accepted before the execution of a delayed branch instruction. However, when an address error or a slot illegal instruction exception occurs in the delay slot of the RTE instruction, correct operation is not guaranteed. 3. An exception is accepted after a delayed branch (between instructions in the delay slot and the branch destination). 4. An exception is accepted after the execution of the next instruction of an interrupt disabled instruction (before the execution two instructions after an interrupt disabled instruction). Rev. 2.00 Sep. 10, 2008 Page 87 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.7 Stack States after Exception Handling Ends www..com The stack states after exception handling ends are shown in table 5.11. Table 5.11 Stack Status after Exception Handling Ends Types Address error (when the instruction that caused an exception is placed in the delay slot) Stack State SP Address of delayed branch instruction SR 32 bits 32 bits Address error (other than above) SP Address of instruction that caused exception 32 bits SR 32 bits Interrupt SP Address of instruction after executed instruction 32 bits SR 32 bits Trap instruction SP Address of instruction after TRAPA instruction 32 bits SR 32 bits Rev. 2.00 Sep. 10, 2008 Page 88 of 1130 REJ09B0402-0200 Section 5 Exception Handling Types Illegal slot instruction Stack State www..com SP Address of delayed branch instruction SR 32 bits 32 bits General illegal instruction SP Address of general illegal instruction 32 bits SR 32 bits Rev. 2.00 Sep. 10, 2008 Page 89 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.8 5.8.1 Usage Notes www..com Value of Stack Pointer (SP) The SP value must always be a multiple of 4. If it is not, an address error will occur when the stack is accessed during exception handling. 5.8.2 Value of Vector Base Register (VBR) The VBR value must always be a multiple of 4. If it is not, an address error will occur when the stack is accessed during exception handling. 5.8.3 Address Errors Caused by Stacking for Address Error Exception Handling When the SP value is not a multiple of 4, an address error will occur when stacking for exception handling (interrupts, etc.) and address error exception handling will start after the first exception handling is ended. Address errors will also occur in the stacking for this address error exception handling. To ensure that address error exception handling does not go into an endless loop, no address errors are accepted at that point. This allows program control to be passed to the handling routine for address error exception and enables error processing. When an address error occurs during exception handling stacking, the stacking bus cycle (write) is executed. When stacking the SR and PC values, the SP values for both are subtracted by 4, therefore, the SP value is still not a multiple of 4 after the stacking. The address value output during stacking is the SP value whose lower two bits are cleared to 0. So the write data stacked is undefined. Rev. 2.00 Sep. 10, 2008 Page 90 of 1130 REJ09B0402-0200 Section 5 Exception Handling 5.8.4 Notes on Slot Illegal Instruction Exception Handling www..com Some specifications on slot illegal instruction exception handling in this LSI differ from those of the conventional SH-2. * Conventional SH-2: Instructions LDC Rm,SR and LDC.L @Rm+,SR are not subject to the slot illegal instructions. * This LSI: Instructions LDC Rm,SR and LDC.L @Rm+,SR are subject to the slot illegal instructions. The supporting status on our software products regarding this note is as follows: Compiler This instruction is not allocated in the delay slot in the compiler V.4 and its subsequent versions. Real-time OS for ITRON specifications 1. HI7000/4, HI-SH7 This instruction does not exist in the delay slot within the OS. 2. HI7000 This instruction is in part allocated to the delay slot within the OS, which may cause the slot illegal instruction exception handling in this LSI. 3. Others The slot illegal instruction exception handling may be generated in this LSI in a case where the instruction is described in assembler or when the middleware of the object is introduced. Note that a check-up program (checker) to pick up this instruction is available on our website. Download and utilize this checker as needed. Rev. 2.00 Sep. 10, 2008 Page 91 of 1130 REJ09B0402-0200 Section 5 Exception Handling www..com Rev. 2.00 Sep. 10, 2008 Page 92 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Section 6 Interrupt Controller (INTC) www..com The interrupt controller (INTC) ascertains the priority of interrupt sources and controls interrupt requests to the CPU. 6.1 Features * 16 levels of interrupt priority * NMI noise canceller function * Occurrence of interrupt can be reported externally (IRQOUT pin) Rev. 2.00 Sep. 10, 2008 Page 93 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Figure 6.1 shows a block diagram of the INTC. www..com IRQOUT NMI IRQ0 IRQ1 IRQ2 IRQ3 Input control CPU/DTC request determination Comparator DTC Priority determination Interrupt request SR I3 I2 I1 I0 CPU/DTC request determination UBC WDT CMT MTU2 A/D SCI MTU2S POE SSU RCAN-ET I 2C2 (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) CPU DTCERA to DTCERE ICR0 IRQCR IRQSR IPR IPRA, IPRD to IPRF, IPRH to IPRM Module bus INTC Bus interface [Legend] UBC: User break controller WDT: Watchdog timer CMT: Compare match timer SCI: Serial communication interface MTU2: Multi-function timer pulse unit 2 MTU2S: Multi-function timer pulse unit 2S A/D: A/D converter POE: Port output enable DTC: Data transfer controller SSU: Synchronous serial communication unit RCAN-ET:Controller area network I2C bus interface 2 I2C2: ICR0: IRQCR: IRQSR: IPRA, IPRD to IPRF, IPRH to IPRM: SR: DTCERA to DTCERE: Interrupt control register 0 IRQ control register IRQ status register Interrupt priority registers A, D to F, and H to M Status register DTC enable registers A to E Figure 6.1 Block Diagram of INTC Rev. 2.00 Sep. 10, 2008 Page 94 of 1130 REJ09B0402-0200 Internal bus Section 6 Interrupt Controller (INTC) 6.2 Input/Output Pins www..com Table 6.1 shows the INTC pin configuration. Table 6.1 Name Non-maskable interrupt input pin Interrupt request input pins Interrupt request output pin Pin Configuration Symbol NMI IRQ0 to IRQ3 IRQOUT I/O Input Input Function Input of non-maskable interrupt request signal Input of maskable interrupt request signals Output Output of notification signal when an interrupt has occurred Rev. 2.00 Sep. 10, 2008 Page 95 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.3 Register Descriptions www..com The interrupt controller has the following registers. For details on the addresses of these registers and the states of these registers in each processing state, see section 25, List of Registers. Table 6.2 Register Configuration Abbreviation ICR0 IRQCR IRQSR IPRA IPRD IPRE IPRF IPRH IPRI IPRJ IPRK IPRL IPRM R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial Value H'x000 H'0000 H'Fx00 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 Address H'FFFFE900 H'FFFFE902 H'FFFFE904 H'FFFFE906 H'FFFFE982 H'FFFFE984 H'FFFFE986 H'FFFFE98A H'FFFFE98C H'FFFFE98E H'FFFFE990 H'FFFFE992 H'FFFFE994 Access Size 8, 16 8, 16 8, 16 8, 16 16 16 16 16 16 16 16 16 16 Register Name Interrupt control register 0 IRQ control register IRQ status register Interrupt priority register A Interrupt priority register D Interrupt priority register E Interrupt priority register F Interrupt priority register H Interrupt priority register I Interrupt priority register J Interrupt priority register K Interrupt priority register L Interrupt priority register M Rev. 2.00 Sep. 10, 2008 Page 96 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.3.1 Interrupt Control Register 0 (ICR0) www..com ICR0 is a 16-bit register that sets the input signal detection mode of the external interrupt input pin NMI and indicates the input signal level on the NMI pin. Bit: 15 NMIL 14 - 13 - 12 - 11 - 10 - 9 - 8 NMIE 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 - Initial value: * R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Note: * The initial value is 1 when the level on the NMI pin is high, and 0 when the level on the pin is low. Bit 15 Initial Bit Name Value NMIL * R/W R Description NMI Input Level Indicates the state of the signal input to the NMI pin. This bit can be read to determine the NMI pin level. This bit cannot be modified. 0: State of the NMI input is low 1: State of the NMI input is high 14 to 9 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 8 NMIE 0 R/W NMI Edge Select 0: Interrupt request is detected on the falling edge of the NMI input 1: Interrupt request is detected on the rising edge of the NMI input 7 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 97 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.3.2 IRQ Control Register (IRQCR) www..com IRQCR is a 16-bit register that sets the input signal detection mode of the external interrupt input pins IRQ0 to IRQ3. Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 6 5 4 3 2 1 0 IRQ31S IRQ30S IRQ21S IRQ20S IRQ11S IRQ10S IRQ01S IRQ00S Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 to 8 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 7 6 IRQ31S IRQ30S 0 0 R/W R/W IRQ3 Sense Select Set the interrupt request detection mode for pin IRQ3. 00: Interrupt request is detected at the low level of pin IRQ3 01: Interrupt request is detected at the falling edge of pin IRQ3 10: Interrupt request is detected at the rising edge of pin IRQ3 11: Interrupt request is detected at both the falling and rising edges of pin IRQ3 5 4 IRQ21S IRQ20S 0 0 R/W R/W IRQ2 Sense Select Set the interrupt request detection mode for pin IRQ2. 00: Interrupt request is detected at the low level of pin IRQ2 01: Interrupt request is detected at the falling edge of pin IRQ2 10: Interrupt request is detected at the rising edge of pin IRQ2 11: Interrupt request is detected at both the falling and rising edges of pin IRQ2 Rev. 2.00 Sep. 10, 2008 Page 98 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Bit 3 2 Bit Name IRQ11S IRQ10S Initial Value 0 0 R/W R/W R/W Description IRQ1 Sense Select www..com Set the interrupt request detection mode for pin IRQ1. 00: Interrupt request is detected at the low level of pin IRQ1 01: Interrupt request is detected at the falling edge of pin IRQ1 10: Interrupt request is detected at the rising edge of pin IRQ1 11: Interrupt request is detected at both the falling and rising edges of pin IRQ1 1 0 IRQ01S IRQ00S 0 0 R/W R/W IRQ0 Sense Select Set the interrupt request detection mode for pin IRQ0. 00: Interrupt request is detected at the low level of pin IRQ0 01: Interrupt request is detected at the falling edge of pin IRQ0 10: Interrupt request is detected at the rising edge of pin IRQ0 11: Interrupt request is detected at both the falling and rising edges of pin IRQ0 Rev. 2.00 Sep. 10, 2008 Page 99 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.3.3 IRQ Status register (IRQSR) www..com IRQSR is a 16-bit register that indicates the states of the external interrupt input pins IRQ0 to IRQ3 and the status of interrupt request. Bit: 15 - 14 - 13 - 12 - 11 10 9 8 7 - 6 - 5 - 4 - 3 2 1 0 IRQ3L IRQ2L IRQ1L IRQ0L IRQ3F IRQ2F IRQ1F IRQ0F Initial value: 1 R/W: R 1 R 1 R 1 R * R * R * R * R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W Note: * The initial value is 1 when the level on the corresponding IRQ pin is high, and 0 when the level on the pin is low. Bit 15 to 12 Bit Name Initial Value All 1 R/W R Description Reserved These bits are always read as 1. The write value should always be 1. 11 IRQ3L * R Indicates the state of pin IRQ3. 0: State of pin IRQ3 is low 1: State of pin IRQ3 is high 10 IRQ2L * R Indicates the state of pin IRQ2. 0: State of pin IRQ2 is low 1: State of pin IRQ2 is high 9 IRQ1L * R Indicates the state of pin IRQ1. 0: State of pin IRQ1 is low 1: State of pin IRQ1 is high 8 IRQ0L * R Indicates the state of pin IRQ0. 0: State of pin IRQ0 is low 1: State of pin IRQ0 is high 7 to 4 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 100 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Bit 3 Bit Name IRQ3F Initial Value 0 R/W R/W Description * www..com Indicates the status of an IRQ3 interrupt request. When level detection mode is selected [Clearing condition] Driving pin IRQ3 high 1: An IRQ3 interrupt has been detected [Setting condition] Driving pin IRQ3 low * When edge detection mode is selected [Clearing conditions] Writing 0 after reading IRQ3F = 1 Accepting an IRQ3 interrupt 1: An IRQ3 interrupt request has been detected [Setting condition] Detecting the specified edge of pin IRQ3 0: An IRQ3 interrupt has not been detected 0: An IRQ3 interrupt has not been detected 2 IRQ2F 0 R/W Indicates the status of an IRQ2 interrupt request. * When level detection mode is selected [Clearing condition] Driving pin IRQ2 high 1: An IRQ2 interrupt has been detected [Setting condition] Driving pin IRQ2 low * When edge detection mode is selected [Clearing conditions] Writing 0 after reading IRQ2F = 1 Accepting an IRQ2 interrupt 1: An IRQ2 interrupt request has been detected [Setting condition] Detecting the specified edge of pin IRQ2 0: An IRQ2 interrupt has not been detected 0: An IRQ2 interrupt has not been detected Rev. 2.00 Sep. 10, 2008 Page 101 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Bit 1 Bit Name IRQ1F Initial Value 0 R/W R/W Description * www..com Indicates the status of an IRQ1 interrupt request. When level detection mode is selected [Clearing condition] Driving pin IRQ1 high 1: An IRQ1 interrupt has been detected [Setting condition] Driving pin IRQ1 low * When edge detection mode is selected [Clearing conditions] Writing 0 after reading IRQ1F = 1 Accepting an IRQ1 interrupt 1: An IRQ1 interrupt request has been detected [Setting condition] Detecting the specified edge of pin IRQ1 0: An IRQ1 interrupt has not been detected 0: An IRQ1 interrupt has not been detected 0 IRQ0F 0 R/W Indicates the status of an IRQ0 interrupt request. * When level detection mode is selected [Clearing condition] Driving pin IRQ0 high 1: An IRQ0 interrupt has been detected [Setting condition] Driving pin IRQ0 low * When edge detection mode is selected [Clearing conditions] Writing 0 after reading IRQ0F = 1 Accepting an IRQ0 interrupt 1: An IRQ0 interrupt request has been detected [Setting condition] Detecting the specified edge of pin IRQ0 0: An IRQ0 interrupt has not been detected 0: An IRQ0 interrupt has not been detected Note: * The initial value is 1 when the level on the corresponding IRQ pin is high, and 0 when the level on the pin is low. Rev. 2.00 Sep. 10, 2008 Page 102 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.3.4 Interrupt Priority Registers A, D to F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM) www..com Interrupt priority registers are ten 16-bit readable/writable registers that set priority levels from 0 to 15 for interrupts except NMI. For the correspondence between interrupt request sources and IPR, refer to table 6.3. Each of the corresponding interrupt priority ranks are established by setting a value from H'0 to H'F in each of the four-bit groups 15 to 12, 11 to 8, 7 to 4 and 3 to 0. Reserved bits that are not assigned should be set H'0 (B'0000). Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 IPR[15:12] IPR[11:8] IPR[7:4] IPR[3:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 to 12 Bit Name IPR[15:12] Initial Value 0000 R/W R/W Description Set priority levels for the corresponding interrupt source. 0000: Priority level 0 (lowest) 0001: Priority level 1 0010: Priority level 2 0011: Priority level 3 0100: Priority level 4 0101: Priority level 5 0110: Priority level 6 0111: Priority level 7 1000: Priority level 8 1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest) Rev. 2.00 Sep. 10, 2008 Page 103 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Bit 11 to 8 Bit Name IPR[11:8] Initial Value 0000 R/W R/W Description www..com Set priority levels for the corresponding interrupt source. 0000: Priority level 0 (lowest) 0001: Priority level 1 0010: Priority level 2 0011: Priority level 3 0100: Priority level 4 0101: Priority level 5 0110: Priority level 6 0111: Priority level 7 1000: Priority level 8 1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest) 7 to 4 IPR[7:4] 0000 R/W Set priority levels for the corresponding interrupt source. 0000: Priority level 0 (lowest) 0001: Priority level 1 0010: Priority level 2 0011: Priority level 3 0100: Priority level 4 0101: Priority level 5 0110: Priority level 6 0111: Priority level 7 1000: Priority level 8 1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest) Rev. 2.00 Sep. 10, 2008 Page 104 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Bit 3 to 0 Bit Name IPR[3:0] Initial Value 0000 R/W R/W Description www..com Set priority levels for the corresponding interrupt source. 0000: Priority level 0 (lowest) 0001: Priority level 1 0010: Priority level 2 0011: Priority level 3 0100: Priority level 4 0101: Priority level 5 0110: Priority level 6 0111: Priority level 7 1000: Priority level 8 1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest) Note: Name in the tables above is represented by a general name. Name in the list of register is, on the other hand, represented by a module name. Rev. 2.00 Sep. 10, 2008 Page 105 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.4 6.4.1 Interrupt Sources www..com External Interrupts There are four types of interrupt sources: User break, NMI, IRQ, and on-chip peripheral modules. Individual interrupts are given priority levels (0 to 16, with 0 the lowest and 16 the highest). Giving an interrupt a priority level of 0 masks it. NMI Interrupt: The NMI interrupt is given a priority level of 16 and is always accepted. An NMI interrupt is detected at the edge of the pins. Use the NMI edge select bit (NMIE) in interrupt control register 0 (ICR0) to select either the rising or falling edge. In the NMI interrupt exception handler, the interrupt mask level bits (I3 to I0) in the status register (SR) are set to level 15. IRQ3 to IRQ0 Interrupts: IRQ interrupts are requested by input from pins IRQ0 to IRQ3. Use the IRQ sense select bits (IRQ31S, IRQ30S to IRQ01S, and IRQ00S) in the IRQ control register (IRQCR) to select the detection mode from low level detection, falling edge detection, rising edge detection, and both edge detection for each pin. The priority level can be set from 0 to 15 for each pin using the interrupt priority register A (IPRA). In the case that the low level detection is selected, an interrupt request signal is sent to the INTC while the IRQ pin is driven low. The interrupt request signal stops to be sent to the INTC when the IRQ pin becomes high. It is possible to confirm that an interrupt is requested by reading the IRQ flags (IRQ3F to IRQ0F) in the IRQ status register (IRQSR). In the case that the edge detection is selected, an interrupt request signal is sent to the INTC when the following change on the IRQ pin is detected: from high to low in falling edge detection mode, from low to high in rising edge detection mode, and from low to high or from high to low in both edge detection mode. The IRQ interrupt request by detecting the change on the pin is held until the interrupt request is accepted. It is possible to confirm that an IRQ interrupt request has been detected by reading the IRQ flags (IRQ3F to IRQ0F) in the IRQ status register (IRQSR). An IRQ interrupt request by detecting the change on the pin can be withdrawn by writing 0 to an IRQ flag after reading 1. In the IRQ interrupt exception handling, the interrupt mask bits (I3 to I0) in the status register (SR) are set to the priority level value of the accepted IRQ interrupt. Figure 6.2 shows the block diagram of the IRQ3 to IRQ0 interrupts. Rev. 2.00 Sep. 10, 2008 Page 106 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) IRQSR.IRQnL IRQCR.IRQn1S IRQCR.IRQn0S IRQSR.IRQnF www..com Selection IRQn pins Level detection Edge detection S Q Distribution CPU interrupt request RESIRQn (Acceptance of IRQn interrupt/ writing 0 after reading IRQnF = 1) R DTC activation request n = 3 to 0 Figure 6.2 Block Diagram of IRQ3 to IRQ0 Interrupts Control 6.4.2 On-Chip Peripheral Module Interrupts On-chip peripheral module interrupts are interrupts generated by the following on-chip peripheral modules. Since a different interrupt vector is allocated to each interrupt source, the exception handling routine does not have to decide which interrupt has occurred. Priority levels between 0 and 15 can be allocated to individual on-chip peripheral modules in interrupt priority registers D to F and H to M (IPRD to IPRF and IPRH to IPRM). On-chip peripheral module interrupt exception handling sets the interrupt mask level bits (I3 to I0) in the status register (SR) to the priority level value of the on-chip peripheral module interrupt that was accepted. 6.4.3 User Break Interrupt A user break interrupt has a priority level of 15, and occurs when the break condition set in the user break controller (UBC) is satisfied. User break interrupt requests are detected by edge and are held until accepted. User break interrupt exception handling sets the interrupt mask level bits (I3 to I0) in the status register (SR) to level 15. For more details on the user break interrupt, see section 7, User Break Controller (UBC). Rev. 2.00 Sep. 10, 2008 Page 107 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.5 Interrupt Exception Handling Vector Table www..com Table 6.3 lists interrupt sources, their vector numbers, vector table address offsets, and interrupt priorities. Individual interrupt sources are allocated to different vector numbers and vector table address offsets. Vector table addresses are calculated from the vector numbers and vector table address offsets. For interrupt exception handling, the start address of the exception handling routine is fetched from the vector table address in the vector table. For the details on calculation of vector table addresses, see table 5.4 in section 5, Exception Handling. IRQ interrupts and on-chip peripheral module interrupt priorities can be set freely between 0 and 15 for each pin or module by setting interrupt priority registers A, D to F and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM). However, when interrupt sources whose priority levels are allocated with the same IPR are requested, the interrupt of the smaller vector number has priority. This priority cannot be changed. Priority levels of IRQ interrupts and on-chip peripheral module interrupts are initialized to level 0 at a power-on reset. If the same priority level is allocated to two or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priority order shown in table 6.3. Table 6.3 Interrupt Source User break External pin NMI IRQ0 IRQ1 IRQ2 IRQ3 MTU2_0 TGIA_0 TGIB_0 TGIC_0 TGID_0 TCIV_0 TGIE_0 TGIF_0 Interrupt Exception Handling Vectors and Priorities Name Vector No. 12 11 64 65 66 67 88 89 90 91 92 93 94 Vector Table Starting Address IPR H'00000030 H'0000002C H'00000100 H'00000104 H'00000108 H'0000010C H'00000160 H'00000164 H'00000168 H'0000016C H'00000170 H'00000174 H'00000178 Low IPRD11 to IPRD8 IPRA15 to IPRA12 IPRA11 to IPRA8 IPRA7 to IPRA4 IPRA3 to IPRA0 IPRD15 to IPRD12 Default Priority High Rev. 2.00 Sep. 10, 2008 Page 108 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Interrupt Source MTU2_1 Name TGIA_1 TGIB_1 TCIV_1 TCIU_1 Vector No. 96 97 100 101 104 105 108 109 112 113 114 115 116 120 121 122 123 124 128 129 130 132 133 156 160 161 162 163 164 Vector Table Starting Address IPR H'00000180 H'00000184 H'00000190 H'00000194 H'000001A0 H'000001A4 H'000001B0 H'000001B4 H'000001C0 H'000001C4 H'000001C8 H'000001CC H'000001D0 H'000001E0 H'000001E4 H'000001E8 H'000001EC H'000001F0 H'00000200 H'00000204 H'00000208 H'00000210 H'00000214 H'00000270 H'00000280 H'00000284 H'00000288 H'0000028C H'00000290 www..com Default Priority IPRD7 to IPRD4 High IPRD3 to IPRD0 MTU2_2 TGIA_2 TGIB_2 TCIV_2 TCIU_2 IPRE15 to IPRE12 IPRE11 to IPRE8 MTU2_3 TGIA_3 TGIB_3 TGIC_3 TGID_3 TCIV_3 IPRE7 to IPRE4 IPRE3 to IPRE0 IPRF15 to IPRF12 MTU2_4 TGIA_4 TGIB_4 TGIC_4 TGID_4 TCIV_4 IPRF11 to IPRF8 IPRF7 to IPRF4 MTU2_5 TGIU_5 TGIV_5 TGIW_5 POE (MTU2) 2 OEI1 OEI3 IPRF3 to IPRF0 I C2* MTU2S_3 IINAKI TGIA_3S TGIB_3S TGIC_3S TGID_3S TCIV_3S IPRH11 to IPRH8 IPRH7 to IPRH4 IPRH3 to IPRH0 Low Rev. 2.00 Sep. 10, 2008 Page 109 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Interrupt Source MTU2S_4 Name TGIA_4S TGIB_4S TGIC_4S TGID_4S TCIV_4S Vector No. 168 169 170 171 172 176 177 178 180 184 188 196 208 212 216 217 218 219 220 221 222 223 224 225 226 227 232 233 234 Vector Table Starting Address IPR H'000002A0 H'000002A4 H'000002A8 H'000002AC H'000002B0 H'000002C0 H'000002C4 H'000002C8 H'000002D0 H'000002E0 H'000002F0 H'00000310 H'00000340 H'00000350 H'00000360 H'00000364 H'00000368 H'0000036C H'00000370 H'00000374 H'00000378 H'0000037C H'00000380 H'00000384 H'00000388 H'0000038C H'000003A0 H'000003A4 H'000003A8 www..com Default Priority IPRI15 to IPRI12 High IPRI11 to IPRI8 IPRI7 to IPRI4 MTU2S_5 TGIU_5S TGIV_5S TGIW_5S POE (MTU2S) CMT_0 CMT_1 WDT A/D_0 A/D_1 SCI_0 OEI2 CMI_0 CMI_1 ITI ADI_3 ADI_4 ERI_0 RXI_0 TXI_0 TEI_0 IPRI3 to IPRI0 IPRJ15 to IPRJ12 IPRJ11 to IPRJ8 IPRJ3 to IPRJ0 IPRK7 to IPRK4 IPRK3 to IPRK0 IPRL15 to IPRL12 SCI_1 ERI_1 RXI_1 TXI_1 TEI_1 IPRL11 to IPRL8 SCI_2 ERI_2 RXI_2 TXI_2 TEI_2 IPRL7 to IPRL4 SSU SSERI SSRXI SSTXI IPRM15 to IPRM12 Low Rev. 2.00 Sep. 10, 2008 Page 110 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Interrupt Source I2C* Name IITEI IISTPI IITXI IIRXI Vector No. 236 237 238 239 240 241 242 Vector Table Starting Address IPR H'000003B0 H'000003B4 H'000003B8 H'000003BC H'000003C0 H'000003C4 H'000003C8 www..com Default Priority IPRM11 to IPRM8 High RCAN-ET_0 ERS_0 OVR_0 RM0_0 RM1_0 SLE_0 IPRM7 to IPRM4 243 H'000003CC Low Note: * Of the I2C2 interrupts, the vector address for the IINAKI interrupt is separated from others. Rev. 2.00 Sep. 10, 2008 Page 111 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.6 6.6.1 Interrupt Operation www..com Interrupt Sequence The sequence of interrupt operations is explained below. Figure 6.3 is a flowchart of the operations. 1. The interrupt request sources send interrupt request signals to the interrupt controller. 2. The interrupt controller selects the highest priority interrupt from interrupt requests sent, according to the priority levels set in interrupt priority registers A, D to F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM). Interrupts that have lower-priority than that of the selected interrupt are ignored*. If interrupts that have the same priority level or interrupts within a same module occur simultaneously, the interrupt with the highest priority is selected according to the default priority shown in table 6.3. 3. The interrupt controller compares the priority level of the selected interrupt request with the interrupt mask bits (I3 to I0) in the status register (SR) of the CPU. If the priority level of the selected request is equal to or less than the level set in bits I3 to I0, the request is ignored. If the priority level of the selected request is higher than the level in bits I3 to I0, the interrupt controller accepts the request and sends an interrupt request signal to the CPU. 4. When the interrupt controller accepts an interrupt, a low level is output from the IRQOUT pin. 5. The CPU detects the interrupt request sent from the interrupt controller in the decode stage of an instruction to be executed. Instead of executing the decoded instruction, the CPU starts interrupt exception handling. 6. SR and PC are saved onto the stack. 7. The priority level of the accepted interrupt is copied to bits (I3 to I0) in SR. 8. When the accepted interrupt is sensed by level or is from an on-chip peripheral module, a high level is output from the IRQOUT pin. When the accepted interrupt is sensed by edge, a high level is output from the IRQOUT pin at the moment when the CPU starts interrupt exception processing instead of instruction execution as noted in 5. above. However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepted, the IRQOUT pin holds low level. 9. The CPU reads the start address of the exception handling routine from the exception vector table for the accepted interrupt, branches to that address, and starts executing the program. This branch is not a delayed branch. Rev. 2.00 Sep. 10, 2008 Page 112 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Notes: The interrupt source flag should be cleared in the interrupt handler. To ensure that an interrupt source that should have been cleared is not inadvertently accepted again, read www..com the interrupt source flag after it has been cleared, confirm that it has been cleared, and then execute an RTE instruction. * Interrupt requests that are designated as edge-detect type are held pending until the interrupt requests are accepted. IRQ interrupts, however, can be cancelled by accessing the IRQ status register (IRQSR). Interrupts held pending due to edge detection are cleared by a power-on reset or a manual reset. Rev. 2.00 Sep. 10, 2008 Page 113 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Program execution state www..com No Interrupt? Yes User break? Yes No NMI? Yes No Level 15 interrupt? Yes I3 to I0 level 14? Yes Yes No I3 to I0 level 14? No Yes No Level 14 interrupt? Yes I3 to I0 level 13? No Yes No Level 1 interrupt? Yes I3 to I0 = level 0? No No IRQOUT = low Save SR to stack Save PC to stack Copy interrupt level to I3 to I0 IRQOUT = high Read exception vector table Branch to exception handling routine *1*3 *2*3 Notes: I3 to I0 are interrupt mask bits in the status register (SR) of the CPU 1. IRQOUT is the same signal as the interrupt request signal to the CPU (see figure 6.1). Therefore, IRQOUT is output when the request priority level is higher than the level in bits I3-I0 of SR. 2. When the accepted interrupt is sensed by edge, a high level is output from the IRQOUT pin at the moment when the CPU starts interrupt exception processing instead of instruction execution (namely, before saving SR to stack). However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepted and has output an interrupt request to the CPU, the IRQOUT pin holds low level. 3. The IRQOUT pin change timing depends on a frequency dividing ratio between the internal (I) and bus (B) clocks. This flowchart shows that the frequency dividing ratios of the internal (I) and bus (B) clocks are the same. Figure 6.3 Interrupt Sequence Flowchart Rev. 2.00 Sep. 10, 2008 Page 114 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.6.2 Stack after Interrupt Exception Handling www..com Figure 6.4 shows the stack after interrupt exception handling. Address 4n - 8 4n - 4 4n PC*1 SR 32 bits 32 bits SP*2 Notes: 1. PC is the start address of the next instruction (instruction at the return address) after the executed instruction. 2. Always make sure that SP is a multiple of 4 Figure 6.4 Stack after Interrupt Exception Handling 6.7 Interrupt Response Time Table 6.4 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception handling starts and fetching of the first instruction of the interrupt handling routine begins. Rev. 2.00 Sep. 10, 2008 Page 115 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Table 6.4 Interrupt Response Time Number of Cycles www..com Peripheral Modules 1 x Pcyc 1 x Icyc + 2 x Pcyc X ( 0) The longest sequence is for interrupt or addresserror exception handling (X = 7 x Icyc + m1 + m2 + m3 + m4). If an interrupt-masking instruction follows, however, the time may be even longer. Performs the saving PC and SR, and vector address fetch. Item DTC active judgment Interrupt priority decision and comparison with mask bits in SR Wait for completion of sequence currently being executed by CPU NMI 1 x Icyc + 2 x Pcyc X ( 0) IRQ 2 x Bcyc 1 x Icyc + 1 x Pcyc X ( 0) Remarks Time from start of interrupt exception handling until fetch of first instruction of exception handling routine starts Interrupt response time Total: 8 x Icyc + m1 + m2 + m3 8 x Icyc + m1 + m2 + m3 8 x Icyc + m1 + m2 + m3 9 x Icyc + 2 x 9 x Icyc + 1 x 9 x Icyc + 3 x Pcyc + m1 + m2 Pcyc +2 x Bcyc + Pcyc + m1 + m2 + m3 + X m1 + m2 + m3 + + m3 + X X 12 x Icyc + 2 x Pcyc 16 x Icyc + 2 x Pcyc + 2 x (m1 + m2 + m3) + m4 12 x Icyc + 1 x Pcyc + 2 x Bcyc 16 x Icyc + 1 x Pcyc + 2 x Bcyc + 2 x (m1 + m2 + m3) + m4 12 x Icyc + 3 x Pcyc 16 x Icyc + 3 x Pcyc + 2 x (m1 + m2 + m3) + m4 SR, PC, and vector table are all in on-chip RAM. Minimum*: Maximum: Notes: * In the case that m1 = m2 = m3 = m4 = 1 x Icyc. m1 to m4 are the number of cycles needed for the following memory accesses. m1: SR save (longword write) m2: PC save (longword write) m3: Vector address read (longword read) m4: Fetch first instruction of interrupt service routine Rev. 2.00 Sep. 10, 2008 Page 116 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.8 Data Transfer with Interrupt Request Signals www..com The following data transfers can be done using interrupt request signals: * Activate DTC only; CPU interrupts depend on DTC settings The INTC masks a CPU interrupt when the corresponding DTCE bit is 1. The conditions for clearing DTCE and interrupt source flag are shown below. DTCE clear condition = DTC transfer end * DTCECLR Interrupt source flag clear condition = DTC transfer end * DTCECLR where DTCECLR = DISEL + counter 0 Figures 6.5 and 6.6 show control block diagrams. Standby control IRQ edge detector (in standby mode) Standby cancel determination Interrupt controller IRQ pin IRQ detection Interrupt priority determination Interrupt request to CPU DTC DTC activation request DTCER DTCE clear IRQ flag clear by DTC DTCECLR Transfer end Figure 6.5 IRQ Interrupt Control Block Diagram Rev. 2.00 Sep. 10, 2008 Page 117 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) Interrupt controller Interrupt priority determination www..com Interrupt request to CPU Interrupt source DTC DTC activation request DTCER DTCE clear Interrupt source flag clear Interrupt source flag clear by DTC DTCECLR Transfer end Figure 6.6 On-Chip Module Interrupt Control Block Diagram 6.8.1 Handling Interrupt Request Signals as Sources for DTC Activation and CPU Interrupts 1. For DTC, set the corresponding DTCE bits and DISEL bits to 1. 2. When an interrupt occurs, an activation request is sent to the DTC. 3. When completing a data transfer, the DTC clears the DTCE bit to 0 and sends an interrupt request to the CPU. The activation source is not cleared. 4. The CPU clears the interrupt source in the interrupt handling routine then checks the transfer counter value. When the transfer counter value is not 0, the CPU sets the DTCE bit to 1 and allows the next data transfer. If the transfer counter value = 0, the CPU performs the necessary end processing in the interrupt processing routine. 6.8.2 Handling Interrupt Request Signals as Sources for DTC Activation, but Not CPU Interrupts 1. For DTC, set the corresponding DTCE bits to 1 and clear the DISEL bits to 0. 2. When an interrupt occurs, an activation request is sent to the DTC. 3. When completing a data transfer, the DTC clears the activation source. No interrupt request is sent to the CPU because the DTCE bit is held at 1. 4. However, when the transfer counter value = 0, the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU. 5. The CPU performs the necessary end processing in the interrupt handling routine. Rev. 2.00 Sep. 10, 2008 Page 118 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) 6.8.3 Handling Interrupt Request Signals as Sources for CPU Interrupts, but Not DTC Activation www..com 1. For DTC, clear the corresponding DTCE bits to 0. 2. When an interrupt occurs, an interrupt request is sent to the CPU. 3. The CPU clears the interrupt source and performs the necessary processing in the interrupt handling routine. 6.9 Usage Note The interrupt source flag should be cleared in the interrupt handler. To ensure that an interrupt source that should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, confirm that it has been cleared, and then execute an RTE instruction. Rev. 2.00 Sep. 10, 2008 Page 119 of 1130 REJ09B0402-0200 Section 6 Interrupt Controller (INTC) www..com Rev. 2.00 Sep. 10, 2008 Page 120 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Section 7 User Break Controller (UBC) www..com The user break controller (UBC) provides functions that simplify program debugging. These functions make it easy to design an effective self-monitoring debugger, enabling the chip to debug programs without using an in-circuit emulator. Break conditions that can be set in the UBC are instruction fetch or data read/write access, data size, data contents, address value, and stop timing in the case of instruction fetch. 7.1 Features The UBC has the following features: 1. The following break comparison conditions can be set. Number of break channels: two channels (channels A and B) User break can be requested as either the independent or sequential condition on channels A and B (sequential break setting: channel A and then channel B match with break conditions, but not in the same bus cycle). * Address Comparison bits are maskable in 1-bit units. One of the two address buses (L-bus address (LAB) and I-bus address (IAB)) can be selected. * Data 32-bit maskable. One of the two data buses (L-bus data (LDB) and I-bus data (IDB)) can be selected. * Bus cycle Instruction fetch or data access * Read/write * Operand size Byte, word, and longword 2. A user-designed user-break interrupt exception processing routine can be run. 3. In an instruction fetch cycle, whether a user break is set before or after execution of an instruction can be selected. 4. Maximum repeat times for the break condition (only for channel B): 212 - 1 times. 5. Four pairs of branch source/destination buffers. Rev. 2.00 Sep. 10, 2008 Page 121 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Figure 7.1 shows a block diagram of the UBC. www..com LDB Access IDB control IAB LAB Access comparator Internal bus BBRA BARA Address comparator BAMRA BDRA BDMRA Data comparator Channel A Access comparator BBRB BARB Address comparator BAMRB Data comparator Channel B BDRB BDMRB BETR BRSR PC trace BRDR Control BRCR CPU state signals [Legend] BBRA: BARA: BAMRA: BDRA: BDMRA: BBRB: BARB: BAMRB: User break interrupt request Break bus cycle register A Break address register A Break address mask register A Break data register A Break data mask register A Break bus cycle register B Break address register B Break address mask register B BDRB: BDMRB: BETR: BRSR: BRDR: BRCR: Break data register B Break data mask register B Execution times break register Branch source register Branch destination register Break control register Figure 7.1 Block Diagram of UBC Rev. 2.00 Sep. 10, 2008 Page 122 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.2 Input/Output Pins www..com Table 7.1 shows the UBC pin configuration. Table 7.1 Pin Name User break trigger output Pin Configuration Symbol UBCTRG I/O Function Output UBC condition match trigger output pin. Rev. 2.00 Sep. 10, 2008 Page 123 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3 Register Descriptions www..com The user break controller has the following registers. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 7.2 Register Configuration Abbreviation BARA R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R R/W Initial Value H'00000000 H'00000000 H'0000 H'00000000 H'00000000 H'00000000 H'00000000 H'0000 H'00000000 H'00000000 H'00000000 H'0xxxxxxx H'0xxxxxxx H'0000 Address H'FFFFF300 H'FFFFF304 H'FFFFF308 H'FFFFF310 H'FFFFF314 H'FFFFF320 H'FFFFF324 H'FFFFF328 H'FFFFF330 H'FFFFF334 H'FFFFF3C0 H'FFFFF3D0 H'FFFFF3D4 H'FFFFF3DC Access Size 32 32 16 32 32 32 32 16 32 32 32 32 32 16 Register Name Break address register A Break address mask register A BAMRA Break bus cycle register A Break data register A Break data mask register A Break address register B BBRA BDRA BDMRA BARB Break address mask register B BAMRB Break bus cycle register B Break data register B Break data mask register B Break control register Branch source register Branch destination register BBRB BDRB BDMRB BRCR BRSR BRDR Execution times break register BETR Rev. 2.00 Sep. 10, 2008 Page 124 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.1 Break Address Register A (BARA) www..com BARA is a 32-bit readable/writable register. BARA specifies the address used as a break condition in channel A. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BAA31 BAA30 BAA29 BAA28 BAA27 BAA26 BAA25 BAA24 BAA23 BAA22 BAA21 BAA20 BAA19 BAA18 BAA17 BAA16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 10 9 BAA9 8 BAA8 7 BAA7 6 BAA6 5 BAA5 4 BAA4 3 BAA3 2 BAA2 1 BAA1 0 BAA0 BAA15 BAA14 BAA13 BAA12 BAA11 BAA10 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 31 to 0 Bit Name BAA31 to BAA 0 Initial Value All 0 R/W R/W Description Break Address A Store the address on the LAB or IAB specifying break conditions of channel A. 7.3.2 Break Address Mask Register A (BAMRA) BAMRA is a 32-bit readable/writable register. BAMRA specifies bits masked in the break address specified by BARA. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BAMA31 BAMA30 BAMA29 BAMA28 BAMA27 BAMA26 BAMA25 BAMA24 BAMA23 BAMA22 BAMA21 BAMA20 BAMA19 BAMA18 BAMA17 BAMA16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 10 9 8 BAMA8 7 BAMA7 6 BAMA6 5 BAMA5 4 BAMA4 3 BAMA3 2 BAMA2 1 BAMA1 0 BAMA0 BAMA15 BAMA14 BAMA13 BAMA12 BAMA11 BAMA10 BAMA9 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Rev. 2.00 Sep. 10, 2008 Page 125 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Bit 31 to 0 Bit Name Initial Value R/W R/W Description Break Address Mask A www..com BAMA31 to All 0 BAMA 0 Specify bits masked in the channel A break address bits specified by BARA (BAA31 to BAA0). 0: Break address bit BAAn of channel A is included in the break condition 1: Break address bit BAAn of channel A is masked and is not included in the break condition Note: n = 31 to 0 7.3.3 Break Bus Cycle Register A (BBRA) BBRA is a 16-bit readable/writable register, which specifies (1) bus master for I bus cycle, (2) L bus cycle or I bus cycle, (3) instruction fetch or data access, (4) read or write, and (5) operand size in the break conditions of channel A. Bit: 15 - 14 - 13 - 12 - 11 - 10 9 CPA[2:0] 8 7 6 5 4 3 2 1 0 CDA[1:0] IDA[1:0] RWA[1:0] SZA[1:0] Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 15 to 11 10 to 8 CPA[2:0] 000 R/W Bus Master Select A for I Bus Select the bus master when the I bus is selected as the bus cycle of the channel A break condition. However, when the L bus is selected as the bus cycle, the setting of the CPA2 to CPA0 bits is disabled. 000: Condition comparison is not performed xx1: The CPU cycle is included in the break condition x1x: Setting prohibited 1xx: The DTC cycle is included in the break condition Rev. 2.00 Sep. 10, 2008 Page 126 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Bit 7, 6 Bit Name CDA[1:0] Initial Value 00 R/W R/W Description www..com L Bus Cycle/I Bus Cycle Select A Select the L bus cycle or I bus cycle as the bus cycle of the channel A break condition. 00: Condition comparison is not performed 01: The break condition is the L bus cycle 10: The break condition is the I bus cycle 11: The break condition is the L bus cycle 5, 4 IDA[1:0] 00 R/W Instruction Fetch/Data Access Select A Select the instruction fetch cycle or data access cycle as the bus cycle of the channel A break condition. 00: Condition comparison is not performed 01: The break condition is the instruction fetch cycle 10: The break condition is the data access cycle 11: The break condition is the instruction fetch cycle or data access cycle 3, 2 RWA[1:0] 00 R/W Read/Write Select A Select the read cycle or write cycle as the bus cycle of the channel A break condition. 00: Condition comparison is not performed 01: The break condition is the read cycle 10: The break condition is the write cycle 11: The break condition is the read cycle or write cycle 1, 0 SZA[1:0] 00 R/W Operand Size Select A Select the operand size of the bus cycle for the channel A break condition. 00: The break condition does not include operand size 01: The break condition is byte access 10: The break condition is word access 11: The break condition is longword access Note: When specifying the operand size, specify the size which matches the address boundary. [Legend] x: Don't care. Rev. 2.00 Sep. 10, 2008 Page 127 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.4 Break Data Register A (BDRA) www..com BDRA is a 32-bit readable/writable register. The control bits CDA1 and CDA0 in BBRA select one of two data buses for break condition A. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BDA31 BDA30 BDA29 BDA28 BDA27 BDA26 BDA25 BDA24 BDA23 BDA22 BDA21 BDA20 BDA19 BDA18 BDA17 BDA16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 10 9 BDA9 8 BDA8 7 BDA7 6 BDA6 5 BDA5 4 BDA4 3 BDA3 2 BDA2 1 BDA1 0 BDA0 BDA15 BDA14 BDA13 BDA12 BDA11 BDA10 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 31 to 0 Bit Name BDA31 to BDA0 Initial Value All 0 R/W R/W Description Break Data Bit A Stores data which specifies a break condition in channel A. If the I bus is selected in BBRA, the break data on IDB is set in BDA31 to BDA0. If the L bus is selected in BBRA, the break data on LDB is set in BDA31 to BDA0. Notes: 1. Specify an operand size when including the value of the data bus in the break condition. 2. When the byte size is selected as a break condition, the same byte data must be set in bits 15 to 8 and 7 to 0 in BDRA as the break data. Rev. 2.00 Sep. 10, 2008 Page 128 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.5 Break Data Mask Register A (BDMRA) www..com BDMRA is a 32-bit readable/writable register. BDMRA specifies bits masked in the break data specified by BDRA. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BDMA31 BDMA30 BDMA29 BDMA28 BDMA27 BDMA26 BDMA25 BDMA24 BDMA23 BDMA22 BDMA21 BDMA20 BDMA19 BDMA18 BDMA17 BDMA16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 10 9 8 BDMA8 7 BDMA7 6 BDMA6 5 BDMA5 4 BDMA4 3 BDMA3 2 BDMA2 1 BDMA1 0 BDMA0 BDMA15 BDMA14 BDMA13 BDMA12 BDMA11 BDMA10 BDMA9 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 31 to 0 Bit Name Initial Value R/W R/W Description Break Data Mask A Specifies bits masked in the break data of channel A specified by BDRA (BDA31 to BDA0). 0: Break data BDAn of channel A is included in the break condition 1: Break data BDAn of channel A is masked and is not included in the break condition Note: n = 31 to 0 BDMA31 to All 0 BDMA 0 Notes: 1. Specify an operand size when including the value of the data bus in the break condition. 2. When the byte size is selected as a break condition, the same byte data must be set in bits 15 to 8 and 7 to 0 in BDMRA as the break mask data in BDRA. Rev. 2.00 Sep. 10, 2008 Page 129 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.6 Break Address Register B (BARB) www..com BARB is a 32-bit readable/writable register. BARB specifies the address used as a break condition in channel B. Control bits CDB1 and CDB0 in BBRB select one of the two address buses for break condition B. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BAB31 BAB30 BAB29 BAB28 BAB27 BAB26 BAB25 BAB24 BAB23 BAB22 BAB21 BAB20 BAB19 BAB18 BAB17 BAB16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 10 9 BAB9 8 BAB8 7 BAB7 6 BAB6 5 BAB5 4 BAB4 3 BAB3 2 BAB2 1 BAB1 0 BAB0 BAB15 BAB14 BAB13 BAB12 BAB11 BAB10 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 31 to 0 Bit Name BAB31 to BAB 0 Initial Value All 0 R/W R/W Description Break Address B Stores an address which specifies a break condition in channel B. If the I bus or L bus is selected in BBRB, an IAB or LAB address is set in BAB31 to BAB0. Rev. 2.00 Sep. 10, 2008 Page 130 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.7 Break Address Mask Register B (BAMRB) www..com BAMRB is a 32-bit readable/writable register. BAMRB specifies bits masked in the break address specified by BARB. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BAMB31 BAMB30 BAMB29 BAMB28 BAMB27 BAMB26 BAMB25 BAMB24 BAMB23 BAMB22 BAMB21 BAMB20 BAMB19 BAMB18 BAMB17 BAMB16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 10 9 8 BAMB8 7 BAMB7 6 BAMB6 5 BAMB5 4 BAMB4 3 BAMB3 2 BAMB2 1 BAMB1 0 BAMB0 BAMB15 BAMB14 BAMB13 BAMB12 BAMB11 BAMB10 BAMB9 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 31 to 0 Bit Name Initial Value R/W R/W Description Break Address Mask B Specifies bits masked in the break address of channel B specified by BARB (BAB31 to BAB0). 0: Break address BABn of channel B is included in the break condition 1: Break address BABn of channel B is masked and is not included in the break condition Note: n = 31 to 0 BAMB31 to All 0 BAMB 0 Rev. 2.00 Sep. 10, 2008 Page 131 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.8 Break Data Register B (BDRB) www..com BDRB is a 32-bit readable/writable register. The control bits CDB1 and CDB0 in BBRB select one of the two data buses for break condition B. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BDB31 BDB30 BDB29 BDB28 BDB27 BDB26 BDB25 BDB24 BDB23 BDB22 BDB21 BDB20 BDB19 BDB18 BDB17 BDB16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 10 9 8 BDB8 7 BDB7 6 BDB6 5 BDB5 4 BDB4 3 BDB3 2 BDB2 1 BDB1 0 BDB0 BDB15 BDB14 BDB13 BDB12 BDB11 BDB10 BDB9 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 31 to 0 Bit Name BDB31 to BDB0 Initial Value All 0 R/W R/W Description Break Data Bit B Stores data which specifies a break condition in channel B. If the I bus is selected in BBRB, the break data on IDB is set in BDB31 to BDB0. If the L bus is selected in BBRB, the break data on LDB is set in BDB31 to BDB0. Notes: 1. Specify an operand size when including the value of the data bus in the break condition. 2. When the byte size is selected as a break condition, the same byte data must be set in bits 15 to 8 and 7 to 0 in BDRB as the break data. Rev. 2.00 Sep. 10, 2008 Page 132 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.9 Break Data Mask Register B (BDMRB) www..com BDMRB is a 32-bit readable/writable register. BDMRB specifies bits masked in the break data specified by BDRB. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 BDMB31 BDMB30 BDMB29 BDMB28 BDMB27 BDMB26 BDMB25 BDMB24 BDMB23 BDMB22 BDMB21 BDMB20 BDMB19 BDMB18 BDMB17 BDMB16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 10 9 8 BDMB8 7 BDMB7 6 BDMB6 5 BDMB5 4 BDMB4 3 BDMB3 2 BDMB2 1 BDMB1 0 BDMB0 BDMB15 BDMB14 BDMB13 BDMB12 BDMB11 BDMB10 BDMB9 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 31 to 0 Bit Name Initial Value R/W R/W Description Break Data Mask B Specifies bits masked in the break data of channel B specified by BDRB (BDB31 to BDB0). 0: Break data BDBn of channel B is included in the break condition 1: Break data BDBn of channel B is masked and is not included in the break condition Note: n = 31 to 0 BDMB31 to All 0 BDMB 0 Notes: 1. Specify an operand size when including the value of the data bus in the break condition. 2. When the byte size is selected as a break condition, the same byte data must be set in bits 15 to 8 and 7 to 0 in BDMRB as the break mask data in BDRB. Rev. 2.00 Sep. 10, 2008 Page 133 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.10 Break Bus Cycle Register B (BBRB) www..com BBRB is a 16-bit readable/writable register, which specifies (1) bus master for I bus cycle, (2) L bus cycle or I bus cycle, (3) instruction fetch or data access, (4) read or write, and (5) operand size in the break conditions of channel B. Bit: 15 - 14 - 13 - 12 - 11 - 10 9 CPB[2:0] 8 7 6 5 4 3 2 1 0 CDB[1:0] IDB[1:0] RWB[1:0] SZB[1:0] Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 to 11 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 10 to 8 CPB[2:0] 000 R/W Bus Master Select B for I Bus Select the bus master when the I bus is selected as the bus cycle of the channel B break condition. However, when the L bus is selected as the bus cycle, the setting of the CPB2 to CPB0 bits is disabled. 000: Condition comparison is not performed xx1: The CPU cycle is included in the break condition x1x: Setting prohibited 1xx: The DTC cycle is included in the break condition 7, 6 CDB[1:0] 00 R/W L Bus Cycle/I Bus Cycle Select B Select the L bus cycle or I bus cycle as the bus cycle of the channel B break condition. 00: Condition comparison is not performed 01: The break condition is the L bus cycle 10: The break condition is the I bus cycle 11: The break condition is the L bus cycle Rev. 2.00 Sep. 10, 2008 Page 134 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Bit 5, 4 Bit Name IDB[1:0] Initial Value 00 R/W R/W Description www..com Instruction Fetch/Data Access Select B Select the instruction fetch cycle or data access cycle as the bus cycle of the channel B break condition. 00: Condition comparison is not performed 01: The break condition is the instruction fetch cycle 10: The break condition is the data access cycle 11: The break condition is the instruction fetch cycle or data access cycle 3, 2 RWB[1:0] 00 R/W Read/Write Select B Select the read cycle or write cycle as the bus cycle of the channel B break condition. 00: Condition comparison is not performed 01: The break condition is the read cycle 10: The break condition is the write cycle 11: The break condition is the read cycle or write cycle 1, 0 SZB[1:0] 00 R/W Operand Size Select B Select the operand size of the bus cycle for the channel B break condition. 00: The break condition does not include operand size 01: The break condition is byte access 10: The break condition is word access 11: The break condition is longword access Note: When specifying the operand size, specify the size which matches the address boundary. [Legend] x: Don't care. Rev. 2.00 Sep. 10, 2008 Page 135 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.11 Break Control Register (BRCR) www..com BRCR sets the following conditions: 1. Specifies whether channels A and B conditions are used as two independent conditions or as the sequential condition. 2. Specifies whether a user break is set before or after instruction execution. 3. Specifies whether to include the number of execution times in channel B comparison conditions. 4. Specifies whether to include data bus in channels A and B comparison conditions. 5. Enables PC trace. 6. Selects the pulse width of the UBCTRG output. 7. Specifies whether to request a user break interrupt on a match of channels A and B comparison conditions. BRCR is a 32-bit readable/writable register that has break conditions match flags and bits for setting a variety of break conditions. Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 20 19 UBIDB 18 - 17 UBIDA 16 - UTRGW[1:0] Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R Bit: 15 SCM FCA 14 SCM FCB 13 SCM FDA 12 SCM FDB 11 PCTE 10 PCBA 9 - 8 - 7 DBEA 6 PCBB 5 DBEB 4 - 3 SEQ 2 - 1 - 0 ETBE Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R 0 R 0 R/W Rev. 2.00 Sep. 10, 2008 Page 136 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Bit 31 to 22 Bit Name Initial Value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. 21, 20 UTRGW[1:0] 00 R/W UBCTRG Output Pulse Width Select Select the UBCTRG output pulse width when the break condition matches. 00: Setting prohibited 01: UBCTRG output pulse width is 3 to 4 tBcyc 10: UBCTRG output pulse width is 7 to 8 tBcyc 11: UBCTRG output pulse width is 15 to 16 tBcyc Note: 19 UBIDB 0 R/W tBcyc indicates the period of one cycle of the external bus clock (B = CK). User Break Disable B Enables or disables the user break interrupt request when the channel B break conditions are satisfied. 0: User break interrupt request is enabled when break conditions are satisfied 1: User break interrupt request is disabled when break conditions are satisfied 18 0 R Reserved This bit is always read as 0. The write value should always be 0. 17 UBIDA 0 R/W User Break Disable A Enables or disables the user break interrupt request when the channel A break conditions are satisfied. 0: User break interrupt request is enabled when break conditions are satisfied 1: User break interrupt request is disabled when break conditions are satisfied 16 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 137 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Bit 15 Bit Name SCMFCA Initial Value 0 R/W R/W Description www..com L Bus Cycle Condition Match Flag A When the L bus cycle condition in the break conditions set for channel A is satisfied, this flag is set to 1. In order to clear this flag, write 0 into this bit. 0: The L bus cycle condition for channel A does not match 1: The L bus cycle condition for channel A matches 14 SCMFCB 0 R/W L Bus Cycle Condition Match Flag B When the L bus cycle condition in the break conditions set for channel B is satisfied, this flag is set to 1. In order to clear this flag, write 0 into this bit. 0: The L bus cycle condition for channel B does not match 1: The L bus cycle condition for channel B matches 13 SCMFDA 0 R/W I Bus Cycle Condition Match Flag A When the I bus cycle condition in the break conditions set for channel A is satisfied, this flag is set to 1. In order to clear this flag, write 0 into this bit. 0: The I bus cycle condition for channel A does not match 1: The I bus cycle condition for channel A matches 12 SCMFDB 0 R/W I Bus Cycle Condition Match Flag B When the I bus cycle condition in the break conditions set for channel B is satisfied, this flag is set to 1. In order to clear this flag, write 0 into this bit. 0: The I bus cycle condition for channel B does not match 1: The I bus cycle condition for channel B matches 11 PCTE 0 R/W PC Trace Enable 0: Disables PC trace 1: Enables PC trace Rev. 2.00 Sep. 10, 2008 Page 138 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Bit 10 Bit Name PCBA Initial Value 0 R/W R/W Description PC Break Select A www..com Selects the break timing of the instruction fetch cycle for channel A as before or after instruction execution. 0: PC break of channel A is set before instruction execution 1: PC break of channel A is set after instruction execution 9, 8 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 7 DBEA 0 R/W Data Break Enable A Selects whether or not the data bus condition is included in the break condition of channel A. 0: No data bus condition is included in the condition of channel A 1: The data bus condition is included in the condition of channel A 6 PCBB 0 R/W PC Break Select B Selects the break timing of the instruction fetch cycle for channel B as before or after instruction execution. 0: PC break of channel B is set before instruction execution 1: PC break of channel B is set after instruction execution 5 DBEB 0 R/W Data Break Enable B Selects whether or not the data bus condition is included in the break condition of channel B. 0: No data bus condition is included in the condition of channel B 1: The data bus condition is included in the condition of channel B 4 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 139 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Bit 3 Bit Name SEQ Initial Value 0 R/W R/W Description www..com Sequence Condition Select Selects two conditions of channels A and B as independent or sequential conditions. 0: Channels A and B are compared under independent conditions 1: Channels A and B are compared under sequential conditions (channel A, then channel B) 2, 1 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 0 ETBE 0 R/W Number of Execution Times Break Enable Enables the execution-times break condition only on channel B. If this bit is 1 (break enable), a user break is issued when the number of break conditions matches with the number of execution times that is specified by BETR. 0: The execution-times break condition is disabled on channel B 1: The execution-times break condition is enabled on channel B Rev. 2.00 Sep. 10, 2008 Page 140 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.12 Execution Times Break Register (BETR) www..com BETR is a 16-bit readable/writable register. When the execution-times break condition of channel B is enabled, this register specifies the number of execution times to make the break. The maximum number is 212 - 1 times. When a break condition is satisfied, it decreases BETR. A user break interrupt is requested when the break condition is satisfied after BETR becomes H'0001. Bit: 15 - 14 - 13 - 12 - 11 10 9 8 7 6 BET[11:0] 5 4 3 2 1 0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 to 12 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 11 to 0 BET[11:0] All 0 R/W Number of Execution Times Rev. 2.00 Sep. 10, 2008 Page 141 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.13 Branch Source Register (BRSR) www..com BRSR is a 32-bit read-only register. BRSR stores bits 27 to 0 in the address of the branch source instruction. BRSR has the flag bit that is set to 1 when a branch occurs. This flag bit is cleared to 0 when BRSR is read, the setting to enable PC trace is made, or BRSR is initialized by a power-on reset. Other bits are not initialized by a power-on reset. The four BRSR registers have a queue structure and a stored register is shifted at every branch. Bit: 31 SVF 30 - 29 - 28 - 27 26 25 24 23 22 21 20 19 18 17 16 BSA27 BSA26 BSA25 BSA24 BSA23 BSA22 BSA21 BSA20 BSA19 BSA18 BSA17 BSA16 Initial value: R/W: 0 R 0 R 0 R 0 R R R R R R R R R R R R R Bit: 15 14 13 12 11 10 9 BSA9 8 BSA8 7 BSA7 6 BSA6 5 BSA5 4 BSA4 3 BSA3 2 BSA2 1 BSA1 0 BSA0 BSA15 BSA14 BSA13 BSA12 BSA11 BSA10 Initial value: R/W: R R R R R R R R R R R R R R R R Bit 31 Bit Name SVF Initial Value 0 R/W R Description BRSR Valid Flag Indicates whether the branch source address is stored. This flag bit is set to 1 when a branch occurs. This flag is cleared to 0 when BRSR is read, the setting to enable PC trace is made, or BRSR is initialized by a power-on reset. 0: The value of BRSR register is invalid 1: The value of BRSR register is valid 30 to 28 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 27 to 0 BSA27 to BSA0 Undefined R Branch Source Address Store bits 27 to 0 of the branch source address. Rev. 2.00 Sep. 10, 2008 Page 142 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.3.14 Branch Destination Register (BRDR) www..com BRDR is a 32-bit read-only register. BRDR stores bits 27 to 0 in the address of the branch destination instruction. BRDR has the flag bit that is set to 1 when a branch occurs. This flag bit is cleared to 0 when BRDR is read, the setting to enable PC trace is made, or BRDR is initialized by a power-on reset. Other bits are not initialized by a power-on reset. The four BRDR registers have a queue structure and a stored register is shifted at every branch. Bit: 31 DVF 30 - 29 - 28 - 27 26 25 24 23 22 21 20 19 18 17 16 BDA27 BDA26 BDA25 BDA24 BDA23 BDA22 BDA21 BDA20 BDA19 BDA18 BDA17 BDA16 Initial value: R/W: 0 R 0 R 0 R 0 R R R R R R R R R R R R R Bit: 15 14 13 12 11 10 9 BDA9 8 BDA8 7 BDA7 6 BDA6 5 BDA5 4 BDA4 3 BDA3 2 BDA2 1 BDA1 0 BDA0 BDA15 BDA14 BDA13 BDA12 BDA11 BDA10 Initial value: R/W: R R R R R R R R R R R R R R R R Bit 31 Bit Name DVF Initial Value 0 R/W R Description BRDR Valid Flag Indicates whether a branch destination address is stored. This flag bit is set to 1 when a branch occurs. This flag is cleared to 0 when BRDR is read, the setting to enable PC trace is made, or BRDR is initialized by a power-on reset. 0: The value of BRDR register is invalid 1: The value of BRDR register is valid 30 to 28 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 27 to 0 BDA27 to BDA0 Undefined R Branch Destination Address Store bits 27 to 0 of the branch destination address. Rev. 2.00 Sep. 10, 2008 Page 143 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.4 7.4.1 Operation www..com Flow of the User Break Operation The flow from setting of break conditions to user break exception processing is described below: 1. The break addresses are set in the break address registers (BARA or BARB). The masked addresses are set in the break address mask registers (BAMRA or BAMRB). The break data is set in the break data register (BDRA or BDRB). The masked data is set in the break data mask register (BDMRA or BDMRB). The bus break conditions are set in the break bus cycle registers (BBRA or BBRB). Three groups of BBRA or BBRB (L bus cycle/I bus cycle select, instruction fetch/data access select, and read/write select) are each set. No user break will be generated if even one of these groups is set with B'00. The respective conditions are set in the bits of the break control register (BRCR). Make sure to set all registers related to breaks before setting BBRA or BBRB. 2. When the break conditions are satisfied, the UBC issues a user break interrupt request to the CPU and sets the L bus condition match flag (SCMFCA or SCMFCB) and the I bus condition match flag (SCMFDA or SCMFDB) for the appropriate channel. 3. The appropriate condition match flags (SCMFCA, SCMFDA, SCMFCB, and SCMFDB) can be used to check if the set conditions match or not. The matching of the conditions sets flags, but they are not reset. Before using them again, 0 must first be written to them and then reset flags. 4. There is a possibility that matches of the break conditions set in channels A and B occur almost at the same time. In this case, only one user break interrupt request may be sent to the CPU with both of the two condition match flags set. 5. When selecting the I bus as the break condition, note the following: The CPU and DTC are connected to the I bus. The UBC monitors bus cycles generated by all bus masters that are selected by the CPA2 to CPA0 bits in BBRA or the CPB2 to CPB0 bits in BBRB, and compares for a condition match. I bus cycles resulting from instruction fetches on the L bus by the CPU are defined as instruction fetch cycles on the I bus, while other bus cycles are defined as data access cycles. The DTC only issue data access cycles for I bus cycles. If a break condition is specified for the I bus, even when the condition matches in an I bus cycle resulting from an instruction executed by the CPU, at which instruction the break is to be accepted cannot be clearly defined. Rev. 2.00 Sep. 10, 2008 Page 144 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.4.2 User Break on Instruction Fetch Cycle www..com 1. When L bus/instruction fetch/read/word, longword, or the operand size is not included is set in the break bus cycle register (BBRA or BBRB), the break condition becomes the L bus instruction fetch cycle. Whether a user break is set before or after the execution of the instruction can then be selected with the PCBA or PCBB bit in the break control register (BRCR) for the corresponding channel. If an instruction fetch cycle is set as a break condition, clear LSB in the break address register (BARA or BARB) to 0. A user break cannot be generated as long as this bit is set to 1. 2. If the break condition matches when a user break on instruction fetch is specified so that the a break is generated before the execution of the instruction, the user break is generated at the point when it has become deterministic that the instruction will be executed after it is fetched. This means this feature cannot be used on instructions fetched by overrun (instructions fetched at a branch or during an interrupt transition, but not executed). When this kind of break condition is set for the delay slot of a delayed branch instruction, a user break is generated prior to execution of the delayed branch instruction. Note: If a branch does not occur at a delay condition branch instruction, the subsequent instruction is not recognized as a delay slot. 3. When the break condition is specified so that a user break is generated after execution of the instruction, the instruction that has met the break condition is executed and then the user break is generated before the next instruction is executed. As with pre-execution user breaks, this cannot be used with overrun fetch instructions. When this kind of break condition is set for a delayed branch instruction and its delay slot, a user break is not generated until the processing jumps to the first instruction at the branch destination. 4. When an instruction fetch cycle is set, the break data register (BDRA or BDRB) is ignored. Therefore, break data cannot be set for the user break of the instruction fetch cycle. 5. If the I bus is set as the condition for a user break on instruction fetch cycle, the I bus is monitored for instruction fetch cycles to detect condition match. For details, see 5 in section 7.4.1, Flow of the User Break Operation. Rev. 2.00 Sep. 10, 2008 Page 145 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.4.3 Break on Data Access Cycle www..com 1. If the L bus is specified as a break condition for data access break, condition comparison is performed for the address (and data) accessed by the executed instructions, and a user break is generated if the condition is satisfied. If the I bus is specified as a break condition, condition comparison is performed for the addresses (and data) of the data access cycles that are issued on the I bus by all bus masters including the CPU, and a user break is generated if the condition is satisfied. For details on the CPU bus cycles issued on the I bus, see 5 in section 7.4.1, Flow of the User Break Operation. 2. The relationship between the data access cycle address and the comparison condition for each operand size is listed in table 7.3. Table 7.3 Access Size Longword Word Byte Data Access Cycle Addresses and Operand Size Comparison Conditions Address Compared Compares break address register bits 31 to 2 to address bus bits 31 to 2 Compares break address register bits 31 to 1 to address bus bits 31 to 1 Compares break address register bits 31 to 0 to address bus bits 31 to 0 This means that when address H'00001003 is set in the break address register (BARA or BARB), for example, the bus cycle in which the break condition is satisfied is as follows (where other conditions are met). Longword access at H'00001000 Word access at H'00001002 Byte access at H'00001003 3. When the data value is included in the break conditions: When the data value is included in the break conditions, either longword, word, or byte is specified as the operand size of the break bus cycle register (BBRA or BBRB). When data values are included in break conditions, a user break is generated when the address conditions and data conditions both match. To specify byte data for this case, set the same data in two bytes at bits 15 to 8 and bits 7 to 0 of the break data register (BDRA or BDRB) and break data mask register (BDMRA or BDMRB). When word or byte is set, bits 31 to 16 of BDRA or BDRB and BDMRA or BDMRB are ignored. 4. If the L bus is selected, a user break is generated on ending execution of the instruction that matches the break condition, and immediately before the next instruction is executed. However, when data is also specified as the break condition, the break may occur on ending execution of the instruction following the instruction that matches the break condition. When the I bus is selected, the instruction at which the user break is generated cannot be determined. Rev. 2.00 Sep. 10, 2008 Page 146 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) When this kind of break occurs at a delayed branch instruction or its delay slot, the break may not actually take place until the processing jumps to the first instruction at the branch www..com destination. 7.4.4 Sequential Break 1. By setting the SEQ bit in BRCR to 1, the sequential break is issued when a channel B break condition matches after a channel A break condition matches. A user break is not generated even if a channel B break condition matches before a channel A break condition matches. When channels A and B conditions match at the same time, the sequential break is not issued. To clear the channel A condition match when a channel A condition match has occurred but a channel B condition match has not yet occurred when a sequential break has been specified, clear the SEQ bit in BRCR and channel A condition match flag to 0 by writing a 0 to them. 2. In sequential break specification, the L or I bus can be selected and the execution times break condition can be also specified. For example, when the execution times break condition is specified, the break condition is satisfied when a channel B condition matches with BETR = H'0001 after a channel A condition has matched. 7.4.5 Value of Saved Program Counter When a user break occurs, the address of the instruction from where execution is to be resumed is saved in the stack, and the exception handling state is entered. If the L bus is specified as the break condition, the instruction at which the user break should occur can be clearly determined (except for when data is included in the break condition). If the I bus is specified as a break condition, the instruction at which the user break should occur cannot be clearly determined. 1. When instruction fetch (before instruction execution) is specified as a break condition: The address of the instruction that matched the break condition is saved in the stack. The instruction that matched the condition is not executed, and the user break occurs before it. However when a delay slot instruction matches the condition, the address of the delayed branch instruction is saved in the stack. 2. When instruction fetch (after instruction execution) is specified as a break condition: The address of the instruction following the instruction that matched the break condition is saved in the stack. The instruction that matches the condition is executed, and the break occurs before the next instruction is executed. However when a delayed branch instruction or delay slot matches the condition, these instructions are executed, and the branch destination address is saved in the stack. Rev. 2.00 Sep. 10, 2008 Page 147 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 3. When data access (address only) is specified as a break condition: The address of the instruction immediately after the instruction that matched the break www..com condition is saved in the stack. The instruction that matches the condition is executed, and the user break occurs before the next instruction is executed. However when a delay slot instruction matches the condition, the branch destination address is saved in the stack. 4. When data access (address + data) is specified as a break condition: When a data value is added to the break conditions, the address of an instruction that is within two instructions of the instruction that matched the break condition is saved in the stack. At which instruction the user break occurs cannot be determined accurately. When a delay slot instruction matches the condition, the branch destination address is saved in the stack. If the instruction following the instruction that matches the break condition is a branch instruction, the break may occur after the branch instruction or delay slot has finished. In this case, the branch destination address is saved in the stack. 7.4.6 PC Trace 1. Setting PCTE in BRCR to 1 enables PC traces. When branch (branch instruction, and interrupt exception) is generated, the branch source address and branch destination address are stored in BRSR and BRDR, respectively. 2. The values stored in BRSR and BRDR are as given below due to the kind of branch. If a branch occurs due to a branch instruction, the address of the branch instruction is saved in BRSR and the address of the branch destination instruction is saved in BRDR. If a branch occurs due to an interrupt or exception, the value saved in stack due to exception occurrence is saved in BRSR and the start address of the exception handling routine is saved in BRDR. 3. BRSR and BRDR have four pairs of queue structures. The top of queues is read first when the address stored in the PC trace register is read. BRSR and BRDR share the read pointer. Read BRSR and BRDR in order, the queue only shifts after BRDR is read. After switching the PCTE bit (in BRCR) off and on, the values in the queues are invalid. 4. Since four pairs of queue are shared with the AUD, set the PCTE bit in BRCR to 1 after setting the MSTP25 bit in STBCR5 to 0 and the AUDSRST bit in STBCR6 to 1. This setting is necessary even though this LSI does not have the AUD function. 5. A status of FIFO is initialized by a power-on reset, manual reset, or AUD software reset. When the status of FIFO is initialized by a manual reset or an AUD software reset, clear the PCTE bit in the BRCR register to 0 once, set the PCTE bit to 1, and then the PC trace can start. Rev. 2.00 Sep. 10, 2008 Page 148 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.4.7 Usage Examples www..com Break Condition Specified for L Bus Instruction Fetch Cycle: (Example 1-1) * Register specifications BARA = H'00000404, BAMRA = H'00000000, BBRA = H'0054, BDRA = H'00000000, BDMRA = H'00000000, BARB = H'00008010, BAMRB = H'00000006, BBRB = H'0054, BDRB = H'00000000, BDMRB = H'00000000, BRCR = H'00000400 Specified conditions: Channel A/channel B independent mode Rev. 2.00 Sep. 10, 2008 Page 149 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Rev. 2.00 Sep. 10, 2008 Page 150 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Rev. 2.00 Sep. 10, 2008 Page 151 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Bus cycle: L bus/instruction fetch (after instruction execution)/read (operand size is not included in the condition) www..com Rev. 2.00 Sep. 10, 2008 Page 152 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) Break Condition Specified for I Bus Data Access Cycle: (Example 3-1) www..com * Register specifications BARA = H'00314154, BAMRA = H'00000000, BBRA = H'0194, BDRA = H'12345678, BDMRA = H'FFFFFFFF, BARB = H'00055555, BAMRB = H'00000000, BBRB = H'01A9, BDRB = H'00007878, BDMRB = H'00000F0F, BRCR = H'00000080 Specified conditions: Channel A/channel B independent mode Rev. 2.00 Sep. 10, 2008 Page 153 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7.5 Usage Notes www..com 1. The CPU can read from or write to the UBC registers via the I bus. Accordingly, during the period from executing an instruction to rewrite the UBC register till the new value is actually rewritten, the desired user break may not occur. In order to know the timing when the UBC register is changed, read from the last written register. Instructions after then are valid for the newly written register value. 2. UBC cannot monitor access to the L bus and I bus in the same channel. 3. Note on specification of sequential break: A condition match occurs when a B-channel match occurs in a bus cycle after an A-channel match occurs in another bus cycle in sequential break setting. Therefore, no user break occurs if a bus cycle in which an A-channel match and a channel B match occur simultaneously is set. 4. When a user break and another exception occur at the same instruction, which has higher priority is determined according to the priority levels defined in table 5.1 in section 5, Exception Handling. If an exception with higher priority occurs, the user break is not generated. Pre-execution break has the highest priority. When a post-execution break or data access break occurs simultaneously with a reexecution-type exception (including pre-execution break) that has higher priority, the reexecution-type exception is accepted, and the condition match flag is not set (see the exception in the following note). The user break will occur and the condition match flag will be set only after the exception source of the re-execution-type exception has been cleared by the exception handling routine and re-execution of the same instruction has ended. When a post-execution break or data access break occurs simultaneously with a completion-type exception (TRAPA) that has higher priority, a user break does not occur but the condition match flag is set. 5. Note the following exception for the above note. If a post-execution break or data access break is satisfied by an instruction that generates a CPU address error by data access, the CPU address error takes priority over the user break. Note that the UBC condition match flag is set in this case. 6. Note the following when a user break occurs in a delay slot. If a pre-execution break is set at the delay slot instruction of the RTE instruction, the user break does not occur until the branch destination of the RTE instruction. Rev. 2.00 Sep. 10, 2008 Page 154 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) 7. User breaks are disabled during UBC module standby mode. Do not read from or write to the UBC registers during UBC module standby mode; the values are not guaranteed. www..com 8. Do not set a post-execution break at a SLEEP instruction or a branch instruction for which a SLEEP instruction is placed in the delay slot. In addition, do not set a data access break at a SLEEP instruction or one or two instructions before a SLEEP instruction. 9. The UBC cannot detect external space accesses by the CPU on the I bus correctly when the DTC is in operation. Select all bus masters when determining an external space access on the I bus in the above condition. In this case, conditions for an identified bus master cannot be set. However, if the bus master can be inferred from the data value, the bus master can be inferred by including the data as a match condition. Rev. 2.00 Sep. 10, 2008 Page 155 of 1130 REJ09B0402-0200 Section 7 User Break Controller (UBC) www..com Rev. 2.00 Sep. 10, 2008 Page 156 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Section 8 Data Transfer Controller (DTC) www..com This LSI includes a data transfer controller (DTC). The DTC can be activated to transfer data by an interrupt request. 8.1 Features * Transfer possible over any number of channels: * Chain transfer Multiple rounds of data transfer is executed in response to a single activation source Chain transfer is only possible after data transfer has been done for the specified number of times (i.e. when the transfer counter is 0) * Three transfer modes Normal/repeat/block transfer modes selectable Transfer source and destination addresses can be selected from increment/decrement/fixed * The transfer source and destination addresses can be specified by 32 bits to select a 4-Gbyte address space directly * Size of data for data transfer can be specified as byte, word, or longword * A CPU interrupt can be requested for the interrupt that activated the DTC A CPU interrupt can be requested after one data transfer completion A CPU interrupt can be requested after the specified data transfer completion * Read skip of the transfer information specifiable * Writeback skip executed for the fixed transfer source and destination addresses * Module stop mode specifiable * Short address mode specifiable * Bus release timing selectable from five types * Priority of the DTC activation selectable from two types Figure 8.1 shows a block diagram of the DTC. The DTC transfer information can be allocated to the data area*. Note: When the transfer information is stored in the on-chip RAM, the RAME bit in RAMCR must be set to 1. DTCHX10A_000020030600 Rev. 2.00 Sep. 10, 2008 Page 157 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) DTC www..com Internal bus (32 bits) On-chip memory On-chip peripheral module MRA Peripheral bus Register control MRB SAR INTC Interrupt request Activation control DAR CRA CRB DTCERA to DTCERE CPU/DTC request determination CPU interrupt request Interrupt source clear request Interrupt control DTCCR DTCVBR Bus interface External device (memory mapped) External bus External memory Bus state controller [Legend] MRA, MRB: SAR: DAR: CRA, CRB: DTCERA to DTCERE: DTCCR: DTCVBR: DTC mode registers A, B DTC source address register DTC destination address register DTC transfer count registers A, B DTC enable registers A to E DTC control register DTC vector base register Figure 8.1 Block Diagram of DTC Rev. 2.00 Sep. 10, 2008 Page 158 of 1130 REJ09B0402-0200 DTC internal bus Section 8 Data Transfer Controller (DTC) 8.2 Register Descriptions www..com DTC has the following registers. For details on the addresses of these registers and the states of these registers in each processing state, see section 25, List of Registers. These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accessed by the CPU. The contents of these registers are stored in the data area as transfer information. When a DTC activation request occurs, the DTC reads a start address of transfer information that is stored in the data area according to the vector address, reads the transfer information, and transfers data. After the data transfer, it writes a set of updated transfer information back to the data area. On the other hand, DTCERA to DTCERE, DTCCR, and DTCVBR can be directly accessed by the CPU. Table 8.1 Register Configuration Abbreviation DTCERA DTCERB DTCERC DTCERD DTCERE DTCCR DTCVBR R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial Value H'0000 H'0000 H'0000 H'0000 H'0000 H'00 H'00000000 H'0000 Address H'FFFFCC80 H'FFFFCC82 H'FFFFCC84 H'FFFFCC86 H'FFFFCC88 H'FFFFCC90 H'FFFFCC94 H'FFFFE89A Access Size 8, 16 8, 16 8, 16 8, 16 8, 16 8 8, 16, 32 8, 16 Register Name DTC enable register A DTC enable register B DTC enable register C DTC enable register D DTC enable register E DTC control register DTC vector base register Bus function extending register BSCEHR Rev. 2.00 Sep. 10, 2008 Page 159 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.2.1 DTC Mode Register A (MRA) www..com MRA selects DTC operating mode. MRA cannot be accessed directly by the CPU. Bit: 7 6 5 4 Sz[1:0] 3 2 1 - 0 - MD[1:0] SM[1:0] Initial value: R/W: - - - - - - - - Bit 7, 6 Bit Name MD[1:0] Initial Value R/W Description DTC Mode 1 and 0 Specify DTC transfer mode. 00: Normal mode 01: Repeat mode 10: Block transfer mode 11: Setting prohibited Undefined 5, 4 Sz[1:0] Undefined DTC Data Transfer Size 1 and 0 Specify the size of data to be transferred. 00: Byte-size transfer 01: Word-size transfer 10: Longword-size transfer 11: Setting prohibited 3, 2 SM[1:0] Undefined Source Address Mode 1 and 0 Specify an SAR operation after a data transfer. 0x: SAR is fixed (SAR writeback is skipped) 10: SAR is incremented after a transfer (by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10) 11: SAR is decremented after a transfer (by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10) Rev. 2.00 Sep. 10, 2008 Page 160 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Bit 1, 0 Bit Name Initial Value R/W Description Reserved Undefined www..com The write value should always be 0. [Legend] x: Don't care 8.2.2 DTC Mode Register B (MRB) MRB selects DTC operating mode. MRB cannot be accessed directly by the CPU. Bit: 7 CHNE 6 5 4 DTS 3 2 1 - 0 - CHNS DISEL DM[1:0] Initial value: R/W: - - - - - - - - Bit 7 Bit Name CHNE Initial Value R/W Description DTC Chain Transfer Enable Specifies the chain transfer. For details, see section 8.5.6, Chain Transfer. The chain transfer condition is selected by the CHNS bit. 0: Disables the chain transfer 1: Enables the chain transfer Undefined 6 CHNS Undefined DTC Chain Transfer Select Specifies the chain transfer condition. If the following transfer is a chain transfer, the completion check of the specified transfer count is not performed and activation source flag or DTCER is not cleared. 0: Chain transfer every time 1: Chain transfer only when transfer counter = 0 Rev. 2.00 Sep. 10, 2008 Page 161 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Bit 5 Bit Name DISEL Initial Value R/W Description DTC Interrupt Select Undefined www..com When this bit is set to 1, an interrupt request is generated to the CPU every time a data transfer or a block transfer ends. When this bit is set to 0, a CPU interrupt request is only generated when the specified number of data transfers end. 4 DTS Undefined DTC Transfer Mode Select Specifies either the source or destination as repeat or block area during repeat or block transfer mode. 0: Specifies the destination as repeat or block area 1: Specifies the source as repeat or block area 3, 2 DM[1:0] Undefined Destination Address Mode 1 and 0 Specify a DAR operation after a data transfer. 0x: DAR is fixed (DAR writeback is skipped) 10: DAR is incremented after a transfer (by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10) 11: SAR is decremented after a transfer (by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10) 1, 0 Undefined Reserved The write value should always be 0. [Legend] x: Don't care Rev. 2.00 Sep. 10, 2008 Page 162 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.2.3 DTC Source Address Register (SAR) www..com SAR is a 32-bit register that designates the source address of data to be transferred by the DTC. SAR cannot be accessed directly from the CPU. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Initial value: R/W: * - * 14 * 13 * 12 * 11 * 10 * 9 * 8 * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 Bit: 15 Initial value: R/W: * : Undefined * - * - * - * - * - * - * - * - * - * - * - * - * - * - * - * - 8.2.4 DTC Destination Address Register (DAR) DAR is a 32-bit register that designates the destination address of data to be transferred by the DTC. DAR cannot be accessed directly from the CPU. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Initial value: R/W: * - * 14 * 13 * 12 * 11 * 10 * 9 * 8 * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 Bit: 15 Initial value: R/W: * : Undefined * - * - * - * - * - * - * - * - * - * - * - * - * - * - * - * - Rev. 2.00 Sep. 10, 2008 Page 163 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.2.5 DTC Transfer Count Register A (CRA) www..com CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC. In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) corresponding to the activation source is cleared and then an interrupt is requested to the CPU when the count reaches H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and 65,536 when CRA = H'0000. In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is 1 when CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CRAL = H'00. In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-size counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a byte (word or longword) data is transferred, and the contents of CRAH are sent to CRAL when the count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL =H'01, 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL =H'00. CRA cannot be accessed directly from the CPU. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: R/W: * : Undefined * - * - * - * - * - * - * - * - * - * - * - * - * - * - * - * - Rev. 2.00 Sep. 10, 2008 Page 164 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.2.6 DTC Transfer Count Register B (CRB) www..com CRB is a 16-bit register that designates the number of times data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decremented by 1 every time a block of data is transferred, and bit DTCEn (n = 15 to 0) corresponding to the activation source is cleared and then an interrupt is requested to the CPU when the count reaches H'0000. The transfer count is 1 when CRB = H'0001, 65,535 when CRB = H'FFFF, and 65,536 when CRB = H'0000. CRB is not available in normal and repeat modes and cannot be accessed directly by the CPU. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: R/W: * : Undefined * - * - * - * - * - * - * - * - * - * - * - * - * - * - * - * - Rev. 2.00 Sep. 10, 2008 Page 165 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.2.7 DTC Enable Registers A to E (DTCERA to DTCERE) www..com DTCER which is comprised of eight registers, DTCERA to DTCERE, is a register that specifies DTC activation interrupt sources. The correspondence between interrupt sources and DTCE bits is shown in table 8.2. Bit: 15 14 13 12 11 10 9 DTCE9 8 DTCE8 7 DTCE7 6 DTCE6 5 DTCE5 4 DTCE4 3 DTCE3 2 DTCE2 1 DTCE1 0 DTCE0 DTCE15 DTCE14 DTCE13 DTCE12 DTCE11 DTCE10 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Name DTCE15 DTCE14 DTCE13 DTCE12 DTCE11 DTCE10 DTCE9 DTCE8 DTCE7 DTCE6 DTCE5 DTCE4 DTCE3 DTCE2 DTCE1 DTCE0 Initial Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Description DTC Activation Enable 15 to 0 If set to 1, the corresponding interrupt source is specified as a DTC activation source. [Clearing conditions] * Writing 0 to the bit after reading 1 from it * When the DISEL bit is 1 and the data transfer has ended * When the specified number of transfers have ended These bits are not cleared when the DISEL bit is 0 and the specified number of transfers have not ended [Setting condition] * Writing 1 to the bit after reading 0 from it Rev. 2.00 Sep. 10, 2008 Page 166 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.2.8 DTC Control Register (DTCCR) www..com DTCCR specifies transfer information read skip. Bit: 7 - 6 - 5 - 4 RRS 3 RCHNE 2 - 1 - 0 ERR Initial value: R/W: 0 R 0 R 0 R 0 R/W 0 R/W 0 R 0 R 0 R/(W)* Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Bit 7 to 5 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 4 RRS 0 R/W DTC Transfer Information Read Skip Enable Controls the vector address read and transfer information read. A DTC vector number is always compared with the vector number for the previous activation. If the vector numbers match and this bit is set to 1, the DTC data transfer is started without reading a vector address and transfer information. If the previous DTC activation is a chain transfer, the vector address read and transfer information read are always performed. However, when the DTPR bit in the bus function extending register (BSCEHR) is set to 1, transfer information read skip is not performed regardless of the setting of this bit. 0: Transfer read skip is not performed. 1: Transfer read skip is performed when the vector numbers match. 3 RCHNE 0 R/W Chain Transfer Enable After DTC Repeat Transfer Enables/disables the chain transfer while transfer counter (CRAL) is 0 in repeat transfer mode. In repeat transfer mode, the CRAH value is written to CRAL when CRAL is 0. Accordingly, chain transfer may not occur when CRAL is 0. If this bit is set to 1, the chain transfer is enabled when CRAH is written to CRAL. 0: Disables the chain transfer after repeat transfer 1: Enables the chain transfer after repeat transfer Rev. 2.00 Sep. 10, 2008 Page 167 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Bit 2, 1 0 Bit Name ERR Initial Value All 0 0 R/W R Description Reserved www..com These are read-only bits and cannot be modified. R/(W)* Transfer Stop Flag Indicates that the DTC address error or NMI interrupt request has occurred. If a DTC address error or NMI interrupt occurs while the DTC is active, address error handling or NMI interrupt handling processing is executed after the DTC has released the bus mastership. The DTC stops in the transfer information writing state after transferring data. 0: No interrupt occurs 1: An interrupt occurs [Clearing condition] * Note: * When writing 0 after reading 1 Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Rev. 2.00 Sep. 10, 2008 Page 168 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.2.9 DTC Vector Base Register (DTCVBR) www..com DTCVBR is a 32-bit register that specifies the base address for vector table address calculation. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Initial value: 0 R/W: R/W Bit: 15 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 14 13 12 11 - 10 - 9 - 8 - 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 - Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Bit 31 to 12 11 to 0 Bit Name Initial Value All 0 R/W R/W R Description Bits 11 to 0 are always read as 0. The write value should always be 0. All 0 8.2.10 Bus Function Extending Register (BSCEHR) BSCEHR is a 16-bit register that specifies the timing of bus release by the DTC and other functions. This register can be used to give higher priority to the transfer by the DTC and configure the functions that can reduce the number of cycles over which the DTC is active. For more details, see section 9.4.4, Bus Function Extending Register (BSCEHR). Rev. 2.00 Sep. 10, 2008 Page 169 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.3 Activation Sources www..com The DTC is activated by an interrupt request. The interrupt source is selected by DTCER. A DTC activation source can be selected by setting the corresponding bit in DTCER; the CPU interrupt source can be selected by clearing the corresponding bit in DTCER. At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source interrupt flag or corresponding DTCER bit is cleared. 8.4 Location of Transfer Information and DTC Vector Table Locate the transfer information in the data area. The start address of transfer information should be located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ignored during access ([1:0] = B'00.) Transfer information located in the data area is shown in figure 8.2. Only in the case where all transfer sources/transfer destinations are in on-chip RAM and on-chip peripheral modules, short address mode can be selected by setting the DTSA bit in the bus function extending register (BSCEHR) to 1 (see section 9.4.4, Bus Function Extending Register (BSCEHR)). Normally, four longwords of transfer information has to be read. But if short address mode is selected, the size of transfer information is reduced to three longwords, which can shorten the period over which the DTC is active. The DTC reads the start address of the transfer information from the vector table for every activation source and reads the transfer information from this start address. Figure 8.3 shows correspondences between the DTC vector table and transfer information. Rev. 2.00 Sep. 10, 2008 Page 170 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Configuration of transfer information in normal address mode Configuration of transfer information in short address mode www..com Lower addresses Start address 0 MRA 1 MRB SAR DAR Chain transfer Lower addresses 3 2 Start address 0 MRA 1 2 SAR DAR CRB SAR DAR CRB 3 Reserved (0 write) Transfer information for one round of transfer (4 longwords) CRB Reserved (write 0) Transfer information for the 2nd round of transfer in chain transfer (4 longwords) CRB MRB Chain transfer Transfer information for one round of transfer (3 longwords) CRA MRA MRB CRA CRA MRA MRB SAR DAR CRA Transfer information for the 2nd round of transfer in chain transfer (3 longwords) 4 bytes 4 bytes Note: Since the upper 8 bits of SAR and DAR are regarded as all 1, short address mode can be set only for transfer between on-chip peripheral modules and on-chip RAM. Figure 8.2 Transfer Information on Data Area Upper: DTCVBR Lower: H'400 + vector number x 4 DTC vector address +4 Vector table Transfer information (1) Transfer information (1) start address Transfer information (2) start address : : : Transfer information (2) +4n Transfer information (n) start address 4 bytes : : : Transfer information (n) Figure 8.3 Correspondence between DTC Vector Address and Transfer Information Rev. 2.00 Sep. 10, 2008 Page 171 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Table 8.2 shows correspondence between the DTC activation source and vector address. Table 8.2 Origin of Activation Source External pin Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs Activation Source IRQ0 IRQ1 IRQ2 IRQ3 Vector Number 64 65 66 67 88 89 90 91 96 97 104 105 112 113 114 115 120 121 122 123 124 128 129 130 DTC Vector Address 1 Offset DTCE* H'500 H'504 H'508 H'50C H'560 H'564 H'568 H'56C H'580 H'584 H'5A0 H'5A4 H'5C0 H'5C4 H'5C8 H'5CC H'5E0 H'5E4 H'5E8 H'5EC H'5F0 H'600 H'604 H'608 DTCERA15 DTCERA14 DTCERA13 DTCERA12 DTCERB15 DTCERB14 DTCERB13 DTCERB12 DTCERB11 DTCERB10 DTCERB9 DTCERB8 DTCERB7 DTCERB6 DTCERB5 DTCERB4 DTCERB3 DTCERB2 DTCERB1 DTCERB0 DTCERC15 DTCERC14 DTCERC13 DTCERC12 Transfer Source Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* 2 www..com Transfer Destination Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* Arbitrary* 2 Priority High 2 2 2 2 2 2 MTU2_0 TGIA_0 TGIB_0 TGIC_0 TGID_0 2 2 2 2 2 2 2 2 MTU2_1 TGIA_1 TGIB_1 2 2 2 2 MTU2_2 TGIA_2 TGIB_2 2 2 2 2 MTU2_3 TGIA_3 TGIB_3 TGIC_3 TGID_3 2 2 2 2 2 2 2 2 MTU2_4 TGIA_4 TGIB_4 TGIC_4 TGID_4 TCIV_4 2 2 2 2 2 2 2 2 2 2 MTU2_5 TGIU_5 TGIV_5 TGIW_5 2 2 2 2 2 2 Low Rev. 2.00 Sep. 10, 2008 Page 172 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Origin of Activation Source Activation Source Vector Number DTC Vector Address 1 Offset DTCE* Transfer www..com Transfer Source Destination Priority MTU2S_3 TGIA_3S TGIB_3S TGIC_3S TGID_3S 160 161 162 163 168 169 170 171 172 176 177 178 184 188 208 212 217 218 221 222 225 226 233 234 238 239 242 H'680 H'684 H'688 H'68C H'6A0 H'6A4 H'6A8 H'6AC H'6B0 H'6C0 H'6C4 H'6C8 H'6E0 H'6F0 H'740 H'750 H'764 H'768 H'774 H'778 H'784 H'788 H'7A4 H'7A8 H'7B8 H'7BC H'7C8 DTCERC3 DTCERC2 DTCERC1 DTCERC0 Arbitrary*2 Arbitrary* Arbitrary* 2 2 Arbitrary*2 Arbitrary* 2 High Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary* 2 Arbitrary*2 MTU2S_4 TGIA_4S TGIB_4S TGIC_4S TGID_4S TCIV_4S DTCERD15 Arbitrary*2 DTCERD14 Arbitrary*2 DTCERD13 Arbitrary* 2 DTCERD12 Arbitrary*2 DTCERD11 Arbitrary*2 DTCERD10 Arbitrary*2 DTCERD9 DTCERD8 DTCERD7 DTCERD6 DTCERD2 DTCERD1 Arbitrary*2 Arbitrary*2 Arbitrary* 2 MTU2S_5 TGIU_5S TGIV_5S TGIW_5S CMT_0 CMT_1 A/D_0 A/D_1 SCI_0 CMI_0 CMI_1 ADI_3 ADI_4 RXI_0 TXI_0 Arbitrary*2 ADDR0 to ADDR7 ADDR8 to ADDR15 Arbitrary*2 Arbitrary*2 Arbitrary*2 Arbitrary*2 SCTDR_0 Arbitrary*2 SCTDR_1 Arbitrary*2 SCTDR_2 Arbitrary*2 SSTDR0 to SSTDR3 ICDRT Arbitrary* 2 DTCERE15 SCRDR_0 DTCERE14 Arbitrary*2 DTCERE13 SCRDR_1 DTCERE12 Arbitrary*2 DTCERE11 SCRDR_2 DTCERE10 Arbitrary*2 DTCERE7 DTCERE6 DTCERE5 DTCERE4 DTCERE3 SSRDR0 to SSRDR3 Arbitrary* 2 SCI_1 RXI_1 TXI_1 SCI_2 RXI_2 TXI_2 SSU SSRXI SSTXI I2C2 IITXI IIRXI Arbitrary*2 ICDRR CONTROL0H to 3 CONTROL1L* RCAN-ET_0 RM0_0 Arbitrary*2 Low Rev. 2.00 Sep. 10, 2008 Page 173 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Notes: 1. The DTCE bits with no corresponding interrupt are reserved, and the write value should always be 0. To leave software standby mode with an interrupt, write 0 to the www..com corresponding DTCE bit. 2. An external memory, a memory-mapped external device, an on-chip memory, or an onchip peripheral module (except DTC, BSC, UBC, and FLASH) can be selected as the source or destination. Note that at least either the source or destination must be an onchip peripheral module; transfer cannot be done among an external memory, a memory-mapped external device, and an on-chip memory. 3. Read to a message control field 1 (CONTROL1) in mailbox 0 by using a block transfer mode or etc. Rev. 2.00 Sep. 10, 2008 Page 174 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.5 Operation www..com There are three transfer modes: normal, repeat, and block transfer modes. Since transfer information is in the data area, it is possible to transfer data over any required number of channels. When activated, the DTC reads transfer information stored in the data are and transfers data according to the transfer information. After the data transfer is complete, it writes updated transfer information back to the data area. The DTC specifies the source address and destination address in SAR and DAR, respectively. After a transfer, SAR and DAR are incremented, decremented, or fixed independently. Table 8.3 shows the DTC transfer modes. Table 8.3 Transfer Mode Normal Repeat*1 Block*2 DTC Transfer Modes Size of Data Transferred at One Memory Address Increment or Transfer Request Decrement 1 byte/word/longword 1 byte/word/longword Block size specified by CRAH (1 to 256 bytes/words/longwords) Incremented/decremented by 1, 2, or 4, or fixed Incremented/decremented by 1, 2, or 4, or fixed Incremented/decremented by 1, 2, or 4, or fixed Transfer Count 1 to 65536 1 to 256*3 1 to 65536*4 Notes: 1. Either source or destination is specified to repeat area. 2. Either source or destination is specified to block area. 3. After transfer of the specified transfer count, initial state is recovered to continue the operation. 4. Number of transfers of the specified block size of data. Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers with a single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to have chain transfer performed only when the transfer counter value is 0. Figure 8.4 shows a flowchart of DTC operation, and table 8.4 summarizes the conditions for DTC transfers including chain transfer (combinations for performing the second and third transfers are omitted). Rev. 2.00 Sep. 10, 2008 Page 175 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Start www..com Match & RRS = 1 Vector number comparison Not match | RRS = 0 Read DTC vector Next transfer Read transfer information Transfer data Update transfer information Update the start address of transfer information Write transfer information CHNE = 1 Yes No Transfer counter = 0 or DISEL = 1 Yes No CHNS = 0 Yes No Transfer counter = 0 Yes No DISEL = 1 No Yes Clear activation source flag Clear DTCER/request an interrupt to the CPU End Figure 8.4 Flowchart of DTC Operation Rev. 2.00 Sep. 10, 2008 Page 176 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Table 8.4 DTC Transfer Conditions (Chain Transfer Conditions Included) 1st Transfer www..com 2nd Transfer Transfer Transfer CHNE CHNS RCHNE DISEL Counter*1 DTC Transfer Ends at 1st transfer Transfer Mode Normal CHNE CHNS RCHNE DISEL Counter*1 0 0 Not 0 0 0 0 1 0 Ends at 1st transfer Interrupt request to CPU 1 0 0 0 Not 0 Ends at 2nd transfer 0 0 0 1 0 Ends at 2nd transfer Interrupt request to CPU 1 1 0 Not 0 Ends at 1st transfer 1 1 1 Not 0 Ends at 1st transfer Interrupt request to CPU 1 1 0 0 0 Not 0 Ends at 2nd transfer 0 0 0 1 0 Ends at 2nd transfer Interrupt request to CPU Rev. 2.00 Sep. 10, 2008 Page 177 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 1st Transfer Transfer Mode Repeat Transfer CHNE CHNS RCHNE DISEL Counter*1 0 0 CHNE CHNS 2nd Transfer Transfer www..com RCHNE DISEL Counter*1 DTC Transfer Ends at 1st transfer 0 1 Ends at 1st transfer Interrupt request to CPU 1 0 0 0 Ends at 2nd transfer 0 1 Ends at 2nd transfer Interrupt request to CPU 1 1 0 Not 0 Ends at 1st transfer 1 1 1 Not 0 Ends at 1st transfer Interrupt request to CPU 1 1 0 0 0* 2 Ends at 1st transfer 1 1 0 1 0*2 Ends at 1st transfer Interrupt request to CPU 1 1 1 0* 2 0 0 Ends at 2nd transfer 0 1 Ends at 2nd transfer Interrupt request to CPU Rev. 2.00 Sep. 10, 2008 Page 178 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 1st Transfer Transfer Mode Block Transfer CHNE CHNS RCHNE DISEL Counter*1 0 0 Not 0 CHNE CHNS 2nd Transfer Transfer www..com RCHNE DISEL Counter*1 DTC Transfer Ends at 1st transfer 0 0 0 1 0 Ends at 1st transfer Interrupt request to CPU 1 0 0 0 Not 0 Ends at 2nd transfer 0 0 0 1 0 Ends at 2nd transfer Interrupt request to CPU 1 1 0 Ends at 1st transfer 1 1 1 Not 0 Ends at 1st transfer Interrupt request to CPU 1 1 1 0 0 0 Not 0 Ends at 2nd transfer 0 0 0 1 0 Ends at 2nd transfer Interrupt request to CPU Notes: 1. CRA in normal mode transfer, CRAL in repeat transfer mode, or CRB in block transfer mode 2. When the contents of the CRAH is written to the CRAL in repeat transfer mode Rev. 2.00 Sep. 10, 2008 Page 179 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.5.1 Transfer Information Read Skip Function www..com By setting the RRS bit of DTCCR, the vector address read and transfer information read can be skipped. The current DTC vector number is always compared with the vector number of previous activation. If the vector numbers match when RRS = 1, a DTC data transfer is performed without reading the vector address and transfer information. If the previous activation is a chain transfer, the vector address read and transfer information read are always performed. Figure 8.5 shows the transfer information read skip timing. To modify the vector table and transfer information, temporarily clear the RRS bit to 0, modify the vector table and transfer information, and then set the RRS bit to 1 again. When the RRS bit is cleared to 0, the stored vector number is deleted, and the updated vector table and transfer information are read at the next activation. If the DTPR bit in the bus function extending register (BSCEHR) is set to 1, this function is always disabled. Clock (B) DTC activation request DTC request Skip transfer information read Internal address R W R W Vector read Transfer information read Data transfer Transfer information write Data transfer Transfer information write Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined. Figure 8.5 Transfer Information Read Skip Timing (Activated by On-Chip Peripheral Module; I: B: P =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 States) Rev. 2.00 Sep. 10, 2008 Page 180 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.5.2 Transfer Information Writeback Skip Function www..com By specifying bit SM1 in MRA and bit DM1 in MRB to the fixed address mode, a part of transfer information will not be written back. Table 8.5 shows the transfer information writeback skip condition and writeback skipped registers. Note that the CRA and CRB are always written back. The writeback of the MRA and MRB are always skipped. Table 8.5 SM1 0 0 1 1 Transfer Information Writeback Skip Condition and Writeback Skipped Registers DM1 0 1 0 1 SAR Skipped Skipped Written back Written back DAR Skipped Written back Skipped Written back 8.5.3 Normal Transfer Mode In normal transfer mode, data are transferred in one byte, one word, or one longword units in response to a single activation request. From 1 to 65,536 transfers can be specified. The transfer source and destination addresses can be specified as incremented, decremented, or fixed. When the specified number of transfers ends, an interrupt can be requested to the CPU. Table 8.6 lists the register function in normal transfer mode. Figure 8.6 shows the memory map in normal transfer mode. Table 8.6 Register SAR DAR CRA CRB Note: * Register Function in Normal Transfer Mode Function Source address Destination address Transfer count A Transfer count B Transfer information writeback is skipped. Written Back Value Incremented/decremented/fixed* Incremented/decremented/fixed* CRA - 1 Not updated Rev. 2.00 Sep. 10, 2008 Page 181 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Transfer source data area Transfer destination data area www..com SAR Transfer DAR Figure 8.6 Memory Map in Normal Transfer Mode 8.5.4 Repeat Transfer Mode In repeat transfer mode, data are transferred in one byte, one word, or one longword units in response to a single activation request. By the DTS bit in MRB, either the source or destination can be specified as a repeat area. From 1 to 256 transfers can be specified. When the specified number of transfers ends, the transfer counter and address register specified as the repeat area is restored to the initial state, and transfer is repeated. The other address register is then incremented, decremented, or left fixed. In repeat transfer mode, the transfer counter (CRAL) is updated to the value specified in CRAH when CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore a CPU interrupt cannot be requested when DISEL = 0. Table 8.7 lists the register function in repeat transfer mode. Figure 8.7 shows the memory map in repeat transfer mode. Rev. 2.00 Sep. 10, 2008 Page 182 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Table 8.7 Register Function in Repeat Transfer Mode www..com Written Back Value Register Function SAR Source address CRAL is not 1 CRAL is 1 Incremented/decremented/fixed* DTS = 0: Incremented/ decremented/fixed* DTS = 1: SAR initial value DAR Destination address Incremented/decremented/fixed* DTS = 0: DAR initial value DTS = 1: Incremented/ decremented/fixed* CRAH CRAL CRB Note: * Transfer count storage Transfer count A Transfer count B CRAH CRAL - 1 Not updated CRAH CRAH Not updated Transfer information writeback is skipped. Transfer source data area (specified as repeat area) Transfer destination data area SAR Transfer DAR Figure 8.7 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area) Rev. 2.00 Sep. 10, 2008 Page 183 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.5.5 Block Transfer Mode www..com In block transfer mode, data are transferred in block units in response to a single activation request. Either the transfer source or the transfer destination is designated as a block area by the DTS bit in MRB. The block size is 1 to 256 bytes (1 to 256 words, or 1 to 256 longwords). When the block data transfer of one block ends, the block size counter (CRAL) and address register (SAR when DTS = 1 or DAR when DTS = 0) specified as the block area is restored to the initial state. The other address register is then incremented, decremented, or left fixed. From 1 to 65,536 transfers can be specified. When the specified number of transfers ends, an interrupt is requested to the CPU. Table 8.8 lists the register function in block transfer mode. Figure 8.8 shows the memory map in block transfer mode. Table 8.8 Register Function in Block Transfer Mode Written Back Value DTS = 0: Incremented/decremented/fixed* DTS = 1: SAR initial value DAR CRAH CRAL CRB Note: * Destination address Block size storage Block size counter Block transfer counter DTS = 0: DAR initial value DTS = 1: Incremented/decremented/fixed* CRAH CRAH CRB - 1 Register Function SAR Source address Transfer information writeback is skipped. Rev. 2.00 Sep. 10, 2008 Page 184 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Transfer source data area Transfer destination data area (specified as block area) www..com SAR 1st block : : : Transfer Block area DAR Nth block Figure 8.8 Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area) 8.5.6 Chain Transfer Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. Setting the CHNE and CHNS bits in MRB set to 1 enables a chain transfer only when the transfer counter reaches 0. SAR, DAR, CRA, CRB, MRA, and MRB, which define data transfers, can be set independently. Figure 8.9 shows the chain transfer operation. In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting the DISEL bit to 1, and the interrupt source flag for the activation source and DTCER are not affected. In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bits in MRB to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed. Rev. 2.00 Sep. 10, 2008 Page 185 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Data area www..com Transfer source data (1) Transfer information stored in user area Vector table Transfer destination data (1) DTC vector address Transfer information start address Transfer information CHNE = 1 Transfer information CHNE = 0 Transfer source data (2) Transfer destination data (2) Figure 8.9 Operation of Chain Transfer Rev. 2.00 Sep. 10, 2008 Page 186 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.5.7 Operation Timing www..com Figures 8.10 to 8.15 show the DTC operation timings. Clock (B) DTC activation request DTC request Internal address R W Vector read Transfer information read Data Transfer information transfer write Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined. Figure 8.10 Example of DTC Operation Timing: Normal Transfer Mode or Repeat Transfer Mode (Activated by On-Chip Peripheral Module; I: B: P =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles) Clock (B) DTC activation request DTC request Internal address R W R W Vector read Transfer information read Data transfer Transfer information write Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined. Figure 8.11 Example of DTC Operation Timing: Block Transfer Mode with Block Size = 2 (Activated by On-Chip Peripheral Module; I: B: P =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles) Rev. 2.00 Sep. 10, 2008 Page 187 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Clock (B) www..com DTC activation request DTC request Internal address R W R W Vector read Transfer information read Data Transfer information transfer write Transfer information read Data Transfer information transfer write Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined. Figure 8.12 Example of DTC Operation Timing: Chain Transfer (Activated by On-Chip Peripheral Module; I: B: P =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles) Clock (B) DTC activation request DTC request Internal address R W Vector read Transfer information read Data Transfer information transfer write Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined. Figure 8.13 Example of DTC Operation Timing: Normal or Repeat Transfer in Short Address Mode (Activated by On-Chip Peripheral Module; I: B: P =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles) Rev. 2.00 Sep. 10, 2008 Page 188 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Clock (B) www..com DTC activation request DTC request Internal address R W Vector read Transfer information read Data Transfer information transfer write Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined. Figure 8.14 Example of DTC Operation Timing: Normal or Repeat Transfer with DTPR = 1 (Activated by On-Chip Peripheral Module; I: B: P =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles) Clock (B) DTC activation request by IRQ pin DTC request Internal address R W Vector read Transfer information read Data Transfer information transfer write Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined. Figure 8.15 Example of DTC Operation Timing: Normal or Repeat Transfer (Activated by IRQ; I: B: P =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles) Rev. 2.00 Sep. 10, 2008 Page 189 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.5.8 Number of DTC Execution Cycles www..com Table 8.9 shows the execution status for a single DTC data transfer, and table 8.10 shows the number of cycles required for each execution. Table 8.9 DTC Execution Status Vector Read I Transfer Information Read J Transfer Information Write K Data Write M Internal Operation N Mode Data Read L Normal Repeat Block transfer 1 1 1 0*1 0*1 0*1 4 4 4 3*4 3*4 3*4 0*1 0*1 0*1 3 3 3 2*2 2*2 2*2 1*3 1*3 1*3 1 1 1*P 1 1 1*P 1 1 1 0*1 0*1 0*1 [Legend] P: Block size (initial setting of CRAH and CRAL) Notes: 1. When transfer information read is skipped 2. When the SAR or DAR is in fixed mode 3. When the SAR and DAR are in fixed mode 4. When short address mode Rev. 2.00 Sep. 10, 2008 Page 190 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Table 8.10 Number of Cycles Required for Each Execution State Object to be Accessed Bus width Access cycles Execu- Vector read SI tion status On-Chip 1 2 RAM* /ROM* 32 bits 1B to 3B* * 1B to 3B* * 1 12 www..com On-Chip I/O Registers 16 bits 2P 1B + 2P* 1B + 2P* 1B + 4P* 1B + 2P* 1B + 2P* 1B + 4P* 3 External Devices* 8 bits 2B 9B 9B 2B* 3B 5B 9B 2B* 2B* 2B* 5 5 4 16 bits 2B 5B 5B 2B* 3B 3B 5B 2B* 2B* 2B* 5 5 12 Transfer information read SJ 1B to 3B* Transfer information write Sk 1B to 3B* Byte data read SL Word data read SL Longword data read SL Byte data write SM Word data write SM Longword data write SM Internal operation SN 1B to 3B* 1B to 3B* 1B to 3B* 1B to 3B* 1B to 3B* 1B to 3B* 1 1 1 3 1 3 1 3 1 3 5 5 1 3 5 5 1 Notes: 1. Values for on-chip RAM. Number of cycles varies depending on the ratio of I:B. Read I:B = 1:1 I:B = 1:1/2 I:B = 1:1/3 I:B = 1:1/4 or less 3B 2B 2B 1B Write 3B 1B 1B 1B 2. Values for on-chip ROM. Number of cycles varies depending on the ratio of I:B.and are the same as on-chip RAM. Only vector read is possible. 3. The values in the table are those for the fastest case. Depending on the state of the internal bus, replace 1B by 1P in a slow case. 4. Values are different depending on the BSC register setting. The values in the table are the sample for the case with no wait cycles and the WM bit in CSnWCR = 1. 5. Values are different depending on the bus state. The number of cycles increases when many external wait cycles are inserted in the case where writing is frequently executed, such as block transfer, and when the external bus is in use because the write buffer cannot be used efficiently in such cases. For details on the write buffer, see section 9.5.7 (2), Access in View of LSI Internal Bus Master. Rev. 2.00 Sep. 10, 2008 Page 191 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) The number of execution cycles is calculated from the formula below. Note that means the sum of cycles for all transfers initiated by one activation event (the number of 1-valued CHNE bits in www..com transfer information plus 1). Number of execution cycles = I * SI + (J * SJ + K * SK + L * SL + M * SM) + N * SN 8.5.9 DTC Bus Release Timing The DTC requests the bus mastership to the bus arbiter when an activation request occurs. The DTC releases the bus mastership after a vector read, NOP cycle generation after a vector read, transfer information read, a single data transfer, or transfer information writeback. The DTC does not release the bus mastership during transfer information read, single data transfer, or transfer information writeback. The bus mastership release timing can be specified through the bus function extending register (BSCEHR). For details see section 9.4.4, Bus Function Extending Register (BSCEHR). The difference in bus mastership release timing according to the register setting is summarized in table 8.11. Settings other than settings 1 to 5 are not allowed. The setting must not be changed while the DTC is active. Figure 8.16 is a timing chart showing an example of bus mastership release timing. Rev. 2.00 Sep. 10, 2008 Page 192 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Table 8.11 DTC Bus Release Timing Bus Function Extending Register (BSCEHR) Setting Bus Release Timing www..com (O: Bus is released; x: Bus is not released) After After vector NOP cycle generation*1 O O x x x transfer After a single After write-back of transfer information Normal transfer O O O O O Continuous transfer O O O x O information data read O x x x O transfer O x x x O Setting Setting 1 Setting 2 Setting 3 Setting 4* Setting 5 2 DTLOCK CSSTP1 1 0 0 0 1 0 0 1 1 1 CSSTP2 *3 0 * * * 3 CSSTP3 1 * * * 3 DTBST 0 0 0 1 0 read O x x x O 3 3 3 3 1 Notes: 1. The bus mastership is only released for the external space access request from the CPU after a vector read. 2. There are following restrictions in setting 4. * Clock setting by the frequency control register (FRQCR) must be I:B:P:MI:MP = 8:4:4:4:4, 4:2:2:2:2, or 2:1:1:1:1. * Locate vector information in on-chip ROM or on-chip RAM. * Locate transfer information in on-chip RAM. * Transfer is allowed between on-chip RAM and on-chip peripheral module or between external memory and on-chip peripheral module. 3. Don't care. Rev. 2.00 Sep. 10, 2008 Page 193 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) Clock (B) www..com DTC activation request 1 DTC activation request 2 DTC request Bus release timing [setting 5] Bus release timing [setting 3] Bus release timing [setting 4] Bus release timing [setting 1] Bus release timing [setting 2] Internal address Vector read Transfer information read R W R W Data Transfer information Vector transfer write read Transfer information read Data Transfer information transfer write [Legend] : Indicates bus release timing. : Bus mastership is only released for the external access request from the CPU. Note: DTC request signal indicates the state of internal bus request after the DTC activation source is determined. Figure 8.16 Example of DTC Operation Timing: Conflict of Two Activation Requests in Normal Transfer Mode (Activated by On-Chip Peripheral Module; I: B: P = 1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles) Rev. 2.00 Sep. 10, 2008 Page 194 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.5.10 DTC Activation Priority Order www..com In the case where multiple DTC activation requests are generated while the DTC is inactive, it is selectable whether the DTC starts transfer in the order of activation request generation or in the order of priority for DTC activation. This selection is made by the setting of the DTPR bit in the bus function extending register (BSCEHR). On the other hand, if multiple activation requests are generated while the DTC is active, transfer is performed according to the priority order for DTC activation. Figure 8.17 shows an example of DTC activation according to the priority. (1) DTPR = 0 DTC is inactive DTC is active Transfer is started for the request that is generated first Internal bus Other than DTC DTC (request 3) Transfer is performed according to the priority DTC (request 1) DTC (request 2) Priority determination DTC activation request 1 (High priority) DTC activation request 2 (Medium priority) DTC activation request 3 (Low priority) (2) DTPR =1 DTC is inactive DTC is active Transfer is performed according to the priority Transfer is performed according to the priority Internal bus Other than DTC DTC (request 1) DTC (request 2) DTC (request 3) Priority determination DTC activation request 1 (High priority) DTC activation request 2 (Medium priority) DTC activation request 3 (Low priority) Priority determination Figure 8.17 Example of DTC Activation in Accordance with Priority Rev. 2.00 Sep. 10, 2008 Page 195 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.6 DTC Activation by Interrupt www..com The procedure for using the DTC with interrupt activation is shown in figure 8.18. DTC activation by interrupt [1] Clearing the RRS bit in DTCCR to 0 clears the read skip flag of transfer information. Read skip is not performed when the DTC is activated after clearing the RRS bit. When updating transfer information, the RRS bit must be cleared. [2] Set the MRA, MRB, SAR, DAR, CRA, and CRB transfer information in the data area. For details on setting transfer information, see section 8.2, Register Descriptions. For details on location of transfer information, see section 8.4, Location of Transfer Information and DTC Vector Table. [3] Set the start address of the transfer information in the DTC vector table. For details on setting DTC vector table, see section 8.4, Location of Transfer Information and DTC Vector Table. [4] [4] Setting the RRS bit to 1 performs a read skip of second time or later transfer information when the DTC is activated consecutively by the same interrupt source. Setting the RRS bit to 1 is always allowed. However, the value set during transfer will be valid from the next transfer. [5] Set the bit in DTCER corresponding to the DTC activation interrupt source to 1. For the correspondence of interrupts and DTCER, refer to table 8.2. The bit in DTCER may be set to 1 on the second or later transfer. In this case, setting the bit is not needed. [6] Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated. For details on the settings of the interrupt enable bits, see the corresponding descriptions of the corresponding module. Clear activation source [7] [7] After the end of one data transfer, the DTC clears the activation source flag or clears the corresponding bit in DTCER and requests an interrupt to the CPU. The operation after transfer depends on the transfer information. For details, see section 8.2, Register Descriptions and figure 8.4. Clear RRS bit in DTCCR to 0 [1] Set transfer information (MRA, MRB, SAR, DAR, CRA, CRB) [2] Set starts address of transfer information in DTC vector table [3] Set RRS bit in DTCCR to 1 Set corresponding bit in DTCER to 1 [5] Set enable bit of interrupt request for activation source to 1 [6] Interrupt request generated DTC activated Determine clearing method of activation source Clear corresponding bit in DTCER Corresponding bit in DTCER cleared or CPU interrupt requested Transfer end Figure 8.18 Activation of DTC by Interrupt Rev. 2.00 Sep. 10, 2008 Page 196 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.7 8.7.1 Examples of Use of the DTC www..com Normal Transfer Mode An example is shown in which the DTC is used to receive 128 bytes of data via the SCI. 1. Set MRA to fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), normal transfer mode (MD1 = MD0 = 0), and byte size (Sz1 = Sz0 = 0). The DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0, DISEL = 0). Set the RDR address of the SCI in SAR, the start address of the RAM area where the data will be received in DAR, and 128 (H'0080) in CRA. CRB can be set to any value. 2. Set the start address of the transfer information for an RXI interrupt at the DTC vector address. 3. Set the corresponding bit in DTCER to 1. 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the receive end (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts. 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0. 6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine. 8.7.2 Chain Transfer when Counter = 0 By executing a second data transfer and performing re-setting of the first data transfer only when the counter value is 0, it is possible to perform 256 or more repeat transfers. An example is shown in which a 128-kbyte input buffer is configured. The input buffer is assumed to have been set to start at lower address H'0000. Figure 8.19 shows the chain transfer when the counter value is 0. 1. For the first transfer, set the normal transfer mode for input data. Set the fixed transfer source address, CRA = H'0000 (65,536 times), CHNE = 1, CHNS = 1, and DISEL = 0. 2. Prepare the upper 8-bit addresses of the start addresses for 65,536-transfer units for the first data transfer in a separate area (in ROM, etc.). For example, if the input buffer is configured at addresses H'200000 to H'21FFFF, prepare H'21 and H'20. Rev. 2.00 Sep. 10, 2008 Page 197 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 3. For the second transfer, set repeat transfer mode (with the source side as the repeat area) for resetting the transfer destination address for the first data transfer. Use the upper eight bits of www..com DAR in the first transfer information area as the transfer destination. Set CHNE = DISEL = 0. If the above input buffer is specified as H'200000 to H'21FFFF, set the transfer counter to 2. 4. Execute the first data transfer 65536 times by means of interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper eight bits of the transfer source address for the first data transfer to H'21. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000. 5. Next, execute the first data transfer the 65536 times specified for the first data transfer by means of interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper eight bits of the transfer source address for the first data transfer to H'20. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000. 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data transfer, no interrupt request is sent to the CPU. Input circuit Transfer information located on the on-chip memory Input buffer 1st data transfer information 2nd data transfer information Chain transfer (counter = 0) Upper 8 bits of DAR Figure 8.19 Chain Transfer when Counter = 0 Rev. 2.00 Sep. 10, 2008 Page 198 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.8 Interrupt Sources www..com An interrupt request is issued to the CPU when the DTC finishes the specified number of data transfers, or on completion of a single data transfer or a single block data transfer with the DISEL bit set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and priority level control in the interrupt controller. For details, refer to section 6.8, Data Transfer with Interrupt Request Signals. 8.9 8.9.1 Usage Notes Module Standby Mode Setting Operation of the DTC can be disabled or enabled using the standby control register. The initial setting is for operation of the DTC to be disabled. DTC operation is disabled in module standby mode but register access is available. Module standby mode cannot be set while the DTC is activated. Before entering software standby mode or module standby mode, all DTCER registers must be cleared. For details, refer to section 24, Power-Down Modes. 8.9.2 On-Chip RAM Transfer information can be located in on-chip RAM. In this case, the RAME bit in RAMCR must not be cleared to 0. 8.9.3 DTCE Bit Setting To set a DTCE bit, disable the corresponding interrupt, read 0 from the bit, and then write 1 to it. While DTC transfer is in progress, do not modify the DTCE bits. 8.9.4 Chain Transfer When chain transfer is used, clearing of the activation source or DTCER is performed when the last of the chain of data transfers is executed. SCI and A/D converter interrupt/activation sources, on the other hand, are cleared when the DTC reads or writes to the relevant register. Rev. 2.00 Sep. 10, 2008 Page 199 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.9.5 Transfer Information Start Address, Source Address, and Destination Address www..com The transfer information start address to be specified in the vector table should be address 4n. Transfer information should be placed in on-chip RAM or external memory space. 8.9.6 Access to DTC Registers through DTC Do not access the DTC registers by using DTC operation. 8.9.7 Notes on IRQ Interrupt as DTC Activation Source * The IRQ interrupt specified as a DTC activation source must not be used to cancel software standby mode. * The IRQ edge input in software standby mode must not be specified as a DTC activation source. * When a low level on the IRQ pin is to be detected, if the end of DTC transfer is used to request an interrupt to the CPU (transfer counter = 0 or DISEL = 1), the IRQ signal must be kept low until the CPU accepts the interrupt. 8.9.8 Notes on SCI as DTC Activation Sources * When the TXI interrupt from the SCI is specified as a DTC activation source, the TEND flag in the SCI must not be used as the transfer end flag. 8.9.9 Clearing Interrupt Source Flag The interrupt source flag set when the DTC transfer is completed should be cleared in the interrupt handler in the same way as for general interrupt source flags. For details, refer to section 6.9, Usage Note. 8.9.10 Conflict between NMI Interrupt and DTC Activation When a conflict occurs between the generation of the NMI interrupt and the DTC activation, the NMI interrupt has priority. Thus the ERR bit is set to 1 and the DTC is not activated. It takes 1 x Bcyc + 3 x Pcyc for determining DTC stop by NMI, 2 x Bcyc for determining DTC activation by IRQ, and 1 x Pcyc for determining DTC activation by peripheral modules. Rev. 2.00 Sep. 10, 2008 Page 200 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) 8.9.11 Operation When a DTC Activation Request is Cancelled While in Progress www..com Once the DTC has accepted an activation request, the DTC does not accept the next activation request until the sequence of DTC processing that ends with writeback has been completed. Rev. 2.00 Sep. 10, 2008 Page 201 of 1130 REJ09B0402-0200 Section 8 Data Transfer Controller (DTC) www..com Rev. 2.00 Sep. 10, 2008 Page 202 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Section 9 Bus State Controller (BSC) www..com The bus state controller (BSC) outputs control signals for various types of memory that is connected to the external address space and external devices. BSC functions enable this LSI to connect directly with SRAM and other memory storage devices and external devices. 9.1 1. * * * * * Features External address space A maximum 1 Mbyte for each of two areas, CS0 and CS1 The data bus width is fixed to 8 bits for each address space Controls the insertion of the wait state for each address space. Controls the insertion of the wait state for each read access and write access Can set the independent idling cycle in the continuous access for five cases: read-write (in same space/different space), read-read (in same space/different space), the first cycle is a write access. 2. Normal space interface * Supports the interface that can directly connect to the SRAM Rev. 2.00 Sep. 10, 2008 Page 203 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Figure 9.1 shows a block diagram of the BSC. www..com BACK BREQ Bus mastership controller CMNCR Internal bus Internal master module Internal slave module CS0WCR Wait controller WAIT CS1WCR CS0, CS1 Area controller CS0BCR CS1BCR A19 to A0, D7 to D0 RD, WRL Memory controller BSC [Legend] CMNCR: Common control register CSnWCR: CSn space wait control register (n = 0 and 1) CSnBCR: CSn space bus control register (n = 0 and 1) Figure 9.1 Block Diagram of BSC Rev. 2.00 Sep. 10, 2008 Page 204 of 1130 REJ09B0402-0200 Module bus Section 9 Bus State Controller (BSC) 9.2 Input/Output Pins www..com The pin configuration of the BSC is listed in table 9.1. Table 9.1 Name A19 to A0 D7 to D0 CS0 and CS1 RD WRL WAIT BREQ BACK Pin Configuration I/O Function Output Address bus I/O Data bus Output Chip select Output Read pulse signal (read data output enable signal) Output Indicates byte write through D7 to D0. Input Input External wait input Bus request input Output Bus acknowledge output 9.3 9.3.1 Area Overview Area Division In the architecture, this LSI has 32-bit address spaces. As listed in tables 9.2 to 9.4, this LSI can connect two areas to each type of memory, and it outputs chip select signals (CS0 and CS1) for each of them. CS0 is asserted during area 0 access. 9.3.2 Address Map The external address space has a capacity of 2 Mbytes and is used by dividing into two spaces. The memory to be connected and the data bus width are specified in each space. The address map for the entire address space is listed in tables 9.2 to 9.4. Rev. 2.00 Sep. 10, 2008 Page 205 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Table 9.2 Address Address Map (SH7136 and SH7137 in Single-Chip Mode) www..com Bus Area On-chip ROM Reserved On-chip RAM On-chip peripheral modules Memory Type Capacity 256 Kbytes Width 32 bits H'00000000 to H'0003FFFF H'00040000 to H'FFFF7FFF H'FFFF8000 to H'FFFFBFFF H'FFFFC000 to H'FFFFFFFF 16 Kbytes 16 Kbytes 32 bits 8 or 16 bits Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed. Only the on-chip ROM, on-chip RAM, and on-chip peripheral modules can be accessed; the other areas cannot be accessed. Rev. 2.00 Sep. 10, 2008 Page 206 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Table 9.3 Address Address Map (SH7137 in On-Chip ROM-Enabled Mode) www..com Bus Area On-chip ROM Reserved CS0 space Reserved CS1 space Reserved On-chip RAM On-chip peripheral modules Memory Type Capacity 256 Kbytes Width 32 bits H'00000000 to H'0003FFFF H'00040000 to H'01FFFFFF H'02000000 to H'020FFFFF H'02100000 to H'03FFFFFF H'04000000 to H'040FFFFF H'04100000 to H'FFFF7FFF H'FFFF8000 to H'FFFFBFFF H'FFFFC000 to H'FFFFFFFF Normal space 1 Mbyte 8 bits Normal space 1 Mbyte 8 bits 16 Kbytes 16 Kbytes 32 bits 8 or 16 bits Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed. In single-chip mode, only the on-chip ROM, on-chip RAM, and onchip peripheral modules can be accessed; the other areas cannot be accessed. Rev. 2.00 Sep. 10, 2008 Page 207 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Table 9.4 Address Address Map (SH7137 in On-Chip ROM-Disabled Mode) www..com Bus Area CS0 space Reserved CS1 space Reserved On-chip RAM On-chip peripheral modules Memory Type Normal space Capacity 1 Mbyte Width 8 bits H'00000000 to H'000FFFFF H'00100000 to H'03FFFFFF H'04000000 to H'040FFFFF H'04100000 to H'FFFF7FFF H'FFFF8000 to H'FFFFBFFF H'FFFFC000 to H'FFFFFFFF Normal space 1 Mbyte 8 bits 16 Kbytes 16 Kbytes 32 bits 8 or 16 bits Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed. Rev. 2.00 Sep. 10, 2008 Page 208 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.4 Register Descriptions www..com The BSC has the following registers. Refer to section 25, List of Registers, for details on the register addresses and register states in each operating mode. Table 9.5 Register Configuration Abbreviation CMNCR R/W R/W R/W R/W R/W R/W R/W Initial Value H'00001010 H'36DB0600 H'36DB0600 H'00000500 H'00000500 H'0000 Address H'FFFFF000 H'FFFFF004 H'FFFFF008 H'FFFFF028 H'FFFFF02C H'FFFFE89A Access Size 32 32 32 32 32 8, 16 Register Name Common control register CS0 space bus control register CS0BCR CS1 space bus control register CS1BCR CS0 space wait control register CS0WCR CS1 space wait control register CS1WCR Bus function extending register BSCEHR 9.4.1 Common Control Register (CMNCR) CMNCR is a 32-bit register that controls the common items for each area. Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 - 20 - 19 - 18 - 17 - 16 - Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 - 4 - 3 - 2 - 1 HIZMEM 0 - Initial value: R/W: 0 R 0 R 0 R 1 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 1 R 0 R 0 R 0 R/W 0 R Rev. 2.00 Sep. 10, 2008 Page 209 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Bit 31 to 13 Bit Name Initial Value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. 12 1 R Reserved This bit is always read as 1. The write value should always be 1. 11 to 5 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 4 1 R Reserved This bit is always read as 1. The write value should always be 1. 3, 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 HIZMEM 0 R/W High-Z Memory Control Specifies the pin state in software standby mode for A19 to A0, CSn, WRL, and RD. While the bus is released, these pins are in high-impedance state regardless of this bit setting. 0: High impedance in software standby mode 1: Driven in software standby mode 0 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 210 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.4.2 CSn Space Bus Control Register (CSnBCR) (n = 0 and 1) www..com CSnBCR is a 32-bit readable/writable register that specifies the data bus width of the respective space, and the number of wait cycles between access cycles. Bit: 31 - 30 - 29 28 27 - 26 25 24 - 23 22 21 - 20 19 18 - 17 16 IWW[1:0] IWRWD[1:0] IWRWS[1:0] IWRRD[1:0] IWRRS[1:0] Initial value: R/W: 0 R 0 R 1 R/W 1 R/W 0 R 1 R/W 1 R/W 0 R 1 R/W 1 R/W 0 R 1 R/W 1 R/W 0 R 1 R/W 1 R/W Bit name: 15 - 14 - 13 - 12 - 11 - 10 9 8 - 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 - BSZ[1:0] Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0* R/W 1 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Note: * When the on-chip ROM is disabled, this bit is 0. Bit 31, 30 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 29, 28 IWW[1:0] 11 R/W Specification for Idle Cycles between Write-Read/WriteWrite Cycles Specify the number of idle cycles to be inserted after access to memory that is connected to the space. The target cycles are write-read cycles and write-write cycles. 00: No idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 4 idle cycles inserted 27 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 211 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Bit 26, 25 Bit Name Initial Value R/W R/W Description www..com IWRWD[1:0] 11 Specification for Idle Cycles between Read-Write Cycles in Different Spaces Specify the number of idle cycles to be inserted after access to memory that is connected to the space. The target cycles are continuous read-write cycles in different spaces. 00: No idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 4 idle cycles inserted 24 0 R Reserved This bit is always read as 0. The write value should always be 0. 23, 22 IWRWS[1:0] 11 R/W Specification for Idle Cycles between Read-Write Cycles in the Same Space Specify the number of idle cycles to be inserted after access to memory that is connected to the space. The target cycles are continuous read-write cycles in the same space. 00: No idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 4 idle cycles inserted 21 0 R Reserved This bit is always read as 0. The write value should always be 0. 20, 19 IWRRD[1:0] 11 R/W Specification for Idle Cycles between Read-Read Cycles in Different Spaces Specify the number of idle cycles to be inserted after access to memory that is connected to the space. The target cycles are continuous read-read cycles in different spaces. 00: No idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 4 idle cycles inserted Rev. 2.00 Sep. 10, 2008 Page 212 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Bit 18 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 17, 16 IWRRS[1:0] 11 R/W Specification for Idle Cycles between Read-Read Cycles in the Same Space Specify the number of idle cycles to be inserted after access to memory that is connected to the space. The target cycles are continuous read-read cycles in the same space. 00: No idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 4 idle cycles inserted 15 to 11 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 10, 9 BSZ[1:0] 01/11* R/W Data Bus Size Specification Specify the data bus size of the space. When the onchip ROM is enabled, write B'01 to specify the data bus width as 8-bit before accessing the CSn space. Note: When the on-chip ROM is disabled, the data bus width of area 0 is 8 bits regardless of the BSZ[1:0] bit setting in CS0BCR. 8 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Note: * B'01 when the on-chip ROM is disabled. Rev. 2.00 Sep. 10, 2008 Page 213 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 and 1) www..com CSnWCR specifies various wait cycles for memory accesses. Specify CSnWCR before accessing the target area. CSnWCR should be modified only after CSnBCR setting is completed. Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 - 20 - 19 - 18 17 WW[2:0] 16 Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W Bit: 15 - 14 - 13 - 12 11 10 9 8 7 6 WM 5 - 4 - 3 - 2 - 1 0 SW[1:0] WR[3:0] HW[1:0] Initial value: R/W: 0 R 0 R 0 R 0 R/W 0 R/W 1 R/W 0 R/W 1 R/W 0 R/W 0 R/W 0 R 0 R 0 R 0 R 0 R/W 0 R/W Bit 31 to 19 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 18 to 16 WW[2:0] 000 R/W Number of Wait Cycles in Write Access Specify the number of cycles required for write access. 000: The same cycles as WR3 to WR0 settings (read access wait) 001: 0 cycles 010: 1 cycle 011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 214 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Bit 12, 11 Bit Name SW[1:0] Initial Value 00 R/W R/W Description Number of Delay Cycles from Address and CSn Assertion to RD and WRL Assertion www..com Specify the number of delay cycles from address and CSn assertion to RD and WRL assertion. 00: 0.5 cycle 01: 1.5 cycles 10: 2.5 cycles 11: 3.5 cycles 10 to 7 WR[3:0] 1010 R/W Number of Read Access Wait Cycles Specify the number of wait cycles required for read access. 0000: 0 cycles 0001: 1 cycle 0010: 2 cycles 0011: 3 cycles 0100: 4 cycles 0101: 5 cycles 0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1001: 12 cycles 1010: 14 cycles 1011: 18 cycles 1100: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycles is 0. 0: External wait input is valid 1: External wait input is ignored Rev. 2.00 Sep. 10, 2008 Page 215 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Bit 5 to 2 Bit Name Initial Value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD and WRL Negation to Address and CSn Negation Specify the number of delay cycles from RD and WRL negation to address and CSn negation. 00: 0.5 cycle 01: 1.5 cycles 10: 2.5 cycles 11: 3.5 cycles 9.4.4 Bus Function Extending Register (BSCEHR) BSCEHR is a 16-bit register that specifies the timing of bus release by the DTC. It also specifies the application of priority in transfer operations and enables or disables the functions that have the effect of decreasing numbers of cycles over which the DTC is active. The differences in DTC operation made by the combinations of the DTLOCK, CSSTP1, and DTBST bits settings are described in section 8.5.9, DTC Bus Release Timing. Setting the CSSTP2 bit can improve the transfer performance of the DTC transfer when the DTLOCK bit is 0. Furthermore, setting the CSSTP3 bit selects whether or not access to the external space by the CPU takes priority over DTC transfer. The DTC short address mode is implemented by setting the DTSA bit. For details of the short address mode, see section 8.4, Location of Transfer Information and DTC Vector Table. A DTC activation priority order can be set up for the DTC activation sources. The DTPR bit selects whether or not this priority order is valid or invalid when multiple sources issue activation requests before DTC activation. Do not modify this register while the DTC is active. Bit: 15 14 13 - 12 11 10 9 8 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 - DTLOCK CSSTP1 CSSTP2 DTBST DTSA CSSTP3 DTPR Initial value: 0 R/W: R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Rev. 2.00 Sep. 10, 2008 Page 216 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Bit 15 Bit Name DTLOCK Initial Value 0 R/W R/W Description DTC Lock Enable www..com Specifies the timing of bus release by the DTC. 0: The DTC releases the bus on generation of the NOP cycle that follows vector read or write-back of transfer information. 1: The DTC releases the bus after vector read, on generation of the NOP cycle that follows vector read, after transfer information read, after a round of data transfer, or after write-back of transfer information. 14 CSSTP1 0 R/W Select Bus Release on NOP Cycle Generation by DTC Specifies whether or not the bus is released in response to requests from the CPU for external space access on generation of the NOP cycle that follows reading of the vector address. If, however, the CSSTP2 bit is 1, bus mastership is retained until all transfer is complete, regardless of the setting of this bit. 0: The bus is released on generation of the NOP cycle by the DTC. 1: The bus is not released on generation of the NOP cycle by the DTC. 13 0 R Reserved This bit is always read as 0. The write value should always be 0. 12 CSSTP2 0 R/W Select Bus Release during DTC Transfer This setting applies to DTC transfer when the DTLOCK bit is 0. The value specifies whether the bus mastership is or is not to be released after each round of transfer in response to a request from the CPU for access to the external space. 0: When the DTLOCK and CSSTP1 bits are 0, the bus is released on generation of the NOP cycle after reading of the vector address. When the DTLOCK bit is 0 and the CSSTP1 bit is 1, the bus is released after each round of data transfer. 1: Only release the bus mastership after all data transfer is complete. Rev. 2.00 Sep. 10, 2008 Page 217 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Bit 11 Bit Name DTBST Initial Value 0 R/W R/W Description DTC Burst Enable www..com Selects whether or not the DTC retains the bus mastership and remains continuously active until all transfer operations are complete when multiple DTC activation requests have been generated. 0: Release the bus on the completion of transfer for each individual DTC activation source. 1: Keep the DTC continuously active, i.e. only release the bus on completion of processing for all DTC activation sources. Notes: When this bit is set to 1, the following restrictions apply. 1. Clock setting with the frequency control register (FRQCR) must be I: B: P: MI: MP: = 8: 4: 4: 4: 4, 4: 2: 2: 2: 2, or 2: 1: 1: 1: 1 2. The vector information must be in on-chip ROM or on-chip RAM. 3. The transfer information must be in on-chip RAM. 4. Transfer must be between the on-chip RAM and an on-chip peripheral module or between external memory and an on-chip peripheral module. 10 DTSA 0 R/W DTC Short Address Mode In this mode, the information that specifies a DTC transfer takes up only 3 longwords. 0: Transfer information is read out as 4 longwords. The transfer information is arranged as shown in figure 8.2 (normal address mode). 1: Transfer information is read out as 3 longwords. The transfer information is arranged as shown in figure 8.2 (short address mode). Note: Transfer in short address mode is only available between on-chip peripheral modules and on-chip RAM, because the higher-order 8 bits of the SAR and DAR are considered to be all 1. Rev. 2.00 Sep. 10, 2008 Page 218 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Bit 9 Bit Name CSSTP3 Initial Value 0 R/W R/W Description www..com Select Priority for External Memory Access by CPU Specifies whether or not access to the external space by the CPU takes priority over DTC transfer. 0: DTC transfer has priority. 1: External space access from the CPU has priority. Note: When this bit is 0, and access to internal I/O from the CPU is immediately followed by access to external space from the CPU, a NOP 1B in duration is inserted between the two access cycles. 8 DTPR 0 R/W Application of Priority in DTC Activation When multiple DTC activation requests are generated before the DTC is activated, specify whether transfer starts from the first request to have been generated or is in accord with the priority order for DTC activation requests. However, when multiple DTC activation requests have been issued while the DTC is active, the next transfer to be triggered will be that with the highest DTC activation priority. 0: Start transfer in response to the first request to have been generated. 1: Start transfer in accord with DTC activation request priority. Notes: When this bit is set to 1, the following restrictions apply. 1. The vector information must be in on-chip ROM or on-chip RAM. 2. The transfer information must be in on-chip RAM. 3. Skipping of transfer information reading is always disabled. 7 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 219 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5 9.5.1 Operation www..com Endian/Access Size and Data Alignment This LSI supports big endian, in which the 0 address is the most significant byte (MSB) in the byte data. The data bus width is 8 bits. Data alignment is performed in accordance with the data bus width of the respective device. This also means that when longword data is read from a byte-width device, the read operation must be done four times. In this LSI, data alignment and conversion of data length are performed automatically between the respective interfaces. Tables 9.6 show the relationship between device data width and access unit. Table 9.6 8-Bit External Device Access and Data Alignment Data Bus Operation Byte access at 0 Byte access at 1 Byte access at 2 Byte access at 3 Word access at 0 1st time at 0 2nd time at 1 1st time at 2 2nd time at 3 D15 to D8 D7 to D0 Data 7 to Data 0 Data 7 to Data 0 Data 7 to Data 0 Data 7 to Data 0 Data 15 to Data 8 Data 7 to Data 0 Data 15 to Data 8 Data 7 to Data 0 Data 31 to Data 24 Data 23 to Data 16 Data 15 to Data 8 Data 7 to Data 0 WRH Strobe Signals WRL Assert Assert Assert Assert Assert Assert Assert Assert Assert Assert Assert Assert Word access at 2 Longword 1st time access at 0 at 0 2nd time at 1 3rd time at 2 4th time at 3 Rev. 2.00 Sep. 10, 2008 Page 220 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5.2 Normal Space Interface www..com Basic Timing: For access to a normal space, this LSI uses strobe signal output in consideration of the fact that mainly SRAM without a byte selection will be directly connected. Figure 9.2 shows the basic timings of normal space access. A no-wait normal access is completed in two cycles. T1 CK T2 A19 to A0 CSn RD Read D7 to D0 WRL Write D7 to D0 Figure 9.2 Normal Space Basic Access Timing (Access Wait 0) It is necessary to control of outputing the data that has been read using RD when a buffer is established in the data bus. Figures 9.3 and 9.4 show the basic timings of continuous accesses to normal space. If the WM bit in CSnWCR is cleared to 0, a Tnop cycle is inserted to evaluate the external wait (figure 9.3). If the WM bit in CSnWCR is set to 1, external waits are ignored and no Tnop cycle is inserted (figure 9.4). Rev. 2.00 Sep. 10, 2008 Page 221 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) T1 CK T2 Tnop T1 T2 www..com A19 to A0 CSn RD Read D7 to D0 WRL Write D7 to D0 WAIT Figure 9.3 Continuous Access for Normal Space 1 Bus Width = 8 Bits, Word Access, WM Bit in CSnWCR = 0 (Access Wait = 0, Cycle Wait = 0) Rev. 2.00 Sep. 10, 2008 Page 222 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) T1 T2 T1 T2 CK www..com A19 to A0 CSn RD Read D7 to D0 WRL Write D7 to D0 WAIT Figure 9.4 Continuous Access for Normal Space 2 Bus Width = 8 Bits, Word Access, WM Bit in CSnWCR = 1 (Access Wait = 0, Cycle Wait = 0) This LSI A16 ... 128 k x 8 bits SRAM A16 A0 CS OE I/O7 I/O0 WE ... ... A0 CSn RD D7 D0 WRL ... Figure 9.5 Example of 8-Bit Data-Width SRAM Connection Rev. 2.00 Sep. 10, 2008 Page 223 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5.3 Access Wait Control www..com Wait cycle insertion on a normal space access can be controlled by the settings of bits WR3 to WR0 in CSnWCR. It is possible to insert wait cycles independently in read access and in write access. The specified number of Tw cycles is inserted as wait cycles in a normal space access shown in figure 9.6. T1 CK Tw T2 A19 to A0 CSn RD Read D7 to D0 WRL Write D7 to D0 Figure 9.6 Wait Timing for Normal Space Access (Software Wait Only) Rev. 2.00 Sep. 10, 2008 Page 224 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) When the WM bit in CSnWCR is cleared to 0, the external wait input WAIT signal is also sampled. WAIT pin sampling is shown in figure 9.7. A 2-cycle waitwww..com is specified as a software wait. The WAIT signal is sampled at the falling edge of CK at the transition from the T1 or Tw cycle to the T2 cycle. Wait states inserted by WAIT signal T1 Tw Tw Twx T2 CK A19 to A0 CSn RD Read D7 to D0 WRL Write D7 to D0 WAIT Figure 9.7 Wait State Timing for Normal Space Access (Wait State Insertion Using WAIT Signal) Rev. 2.00 Sep. 10, 2008 Page 225 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5.4 CSn Assert Period Extension www..com The number of cycles from CSn assertion to RD, WRL assertion can be specified by setting bits SW1 and SW0 in CSnWCR. The number of cycles from RD, WRL negation to CSn negation can be specified by setting bits HW1 and HW0. Therefore, a flexible interface to an external device can be obtained. Figure 9.8 shows an example. A Th cycle and a Tf cycle are added before and after an ordinary cycle, respectively. In these cycles, RD and WRL are not asserted, while other signals are asserted. The data output is prolonged to the Tf cycle, and this prolongation is useful for devices with slow writing operations. Th T1 T2 Tf CK A19 to A0 CSn RD Read D7 to D0 WRL Write D7 to D0 Figure 9.8 CSn Assert Period Extension Rev. 2.00 Sep. 10, 2008 Page 226 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5.5 Wait between Access Cycles www..com As the operating frequency of LSIs becomes higher, the off-operation of the data buffer often collides with the next data output when the data output from devices with slow access speed is completed. As a result of these collisions, the reliability of the device is low and malfunctions may occur. A function that avoids data collisions by inserting wait cycles between continuous access cycles has been newly added. The number of wait cycles between access cycles can be set by bits IWW[1:0], IWRWD[1:0], IWRWS[1:0], IWRRD[1:0], and IWRRS[1:0] in CSnBCR. The conditions for setting the wait cycles between access cycles (idle cycles) are shown below. 1. 2. 3. 4. 5. Continuous accesses are write-read or write-write Continuous accesses are read-write for different spaces Continuous accesses are read-write for the same space Continuous accesses are read-read for different spaces Continuous accesses are read-read for the same space Besides the wait cycles between access cycles (idle cycles) described above, idle cycles must be inserted to reserve the minimum pulse width for a multiplexed pin (WRL), and an interface with an internal bus. 6. Idle cycle of the external bus for the interface with the internal bus A. Insert one idle cycle immediately before a write access cycle after an external bus idle cycle or a read cycle. B. Insert one idle cycle to transfer the read data to the internal bus when a read cycle of the external bus terminates. Insert two to three idle cycles including the idle cycle in A. for the write cycle immediately after a read cycle. Tables 9.7 and 9.8 list the minimum number of idle cycles to be inserted. The CSnBCR Idle Setting column in the tables describes the number of idle cycles to be set for IWW, IWRWD, IWRWS, IWRRD, and IWRRS. Rev. 2.00 Sep. 10, 2008 Page 227 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Table 9.7 Minimum Number of Idle Cycles between CPU Access Cycles in Normal Space Interface www..com When Access Size Exceeds Bus Width Contin-uous Write* 0/0/0/0 1/1/1/1 1/1/1/1 1/1/1/1 2/2/2/2 2/2/2/2 4/4/4/4 4/4/4/4 1 BSC Register Setting CSnWCR.WM CSnBCR Idle Contin-uous Setting 1 0 1 0 1 0 1 0 Setting 0 0 1 1 2 2 4 4 Read* 0/0/0/0 1/1/1/1 1/1/1/1 1/1/1/1 2/2/2/2 2/2/2/2 4/4/4/4 4/4/4/4 1 Read to Read* 1/1/1/1 1/1/1/1 1/1/1/1 1/1/1/1 2/2/2/2 2/2/2/2 4/4/4/4 4/4/4/4 2 Write to Write* 0/0/0/0 1/1/1/1 1/1/1/1 1/1/1/1 2/2/2/2 2/2/2/2 4/4/4/4 4/4/4/4 2 Read to Write* 3/3/3/4 3/3/3/4 3/3/3/4 3/3/3/4 3/3/3/4 3/3/3/4 4/4/4/4 4/4/4/4 2 Write to Read* 0/0/0/0 1/1/1/1 1/1/1/1 1/1/1/1 2/2/2/2 2/2/2/2 4/4/4/4 4/4/4/4 2 Notes: The minimum numbers of idle cycles are described sequentially for I:B = 4:1, 3:1, 2:1, and 1:1. 1. Minimum number of idle cycles between the byte access to address 0 and the byte access to address 1 in the 16-bit access with an 8-bit bus width, and minimum number of idle cycles between the byte accesses to address 0, to address 1, to address 2, and to address 3 in the 32-bit access with an 8-bit bus width. 2. Other than the above cases Rev. 2.00 Sep. 10, 2008 Page 228 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) Table 9.9 Minimum Number of Idle Cycles between Access Cycles during DTC Transfer for the Normal Space Interface www..com When Access Size Exceeds Bus Width Continuous 1 Read* 0 1 1 1 2 2 4 4 Read to Write* 2 2 2 2 2 2 4 4 2 BSC Register Setting CSnWCR. WM Setting 1 0 1 0 1 0 1 0 CSnBCR Idle Setting 0 0 1 1 2 2 4 4 Continuous 1 Write* 0 1 1 1 2 2 4 4 Write to Read* 0 1 1 1 2 2 4 4 2 Notes: DTC is operated by B. The minimum number of idle cycles is not affected by changing a clock ratio. 1. Minimum number of idle cycles between the byte access to address 0 and the byte access to address 1 in the 16-bit access with an 8-bit bus width, and minimum number of idle cycles between the byte accesses to address 0, to address 1, to address 2, and to address 3 in the 32-bit access with an 8-bit bus width. 2. Other than the above cases. Rev. 2.00 Sep. 10, 2008 Page 229 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5.6 Bus Arbitration www..com This LSI owns the bus mastership in normal state and releases the bus only when receiving a bus request from an external device. This LSI has two bus masters: CPU and DTC. The bus mastership is given to these bus masters in accordance with the following priority. Request for bus mastership by external device (BREQ) > CPU > DTC > CPU However, when DTC is requesting the bus mastership, the CPU does not obtain the bus mastership continuously. When the CSSTP2 bit is 1 in the bus function extending register (BSCHER), the external space access request from the CPU has lower priority than the DTC transfer request with DTLOCK = 0 in the bus function extending register (BSCHER). In addition, because the write buffer operates as described in section 9.5.7 (2), Access in View of LSI Internal Bus Master, arbitration between the CPU and DTC is different depending on whether the external space access by the CPU is a write or read access. Figure 9.9 shows the bus arbitration when a DTC activation request is generated while an external space is accessed by the CPU. Rev. 2.00 Sep. 10, 2008 Page 230 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) * When DTC activation request is generated during read access to external space from CPU www..com Internal bus Read access to external space from CPU DTC External bus DTC activation request Read access to external space from CPU DTC activation request is generated in this period. * When DTC activation request is generated during write access to external space from CPU (1) Write to external space from CPU Internal bus DTC External bus DTC activation request Write access to external space from CPU DTC activation request is generated in this period. * When DTC activation request is generated during write access to external space from CPU (2) (When external space read request is generated by CPU during execution of write access to external space from CPU) Internal bus Write to external space from CPU Write access to external space from CPU Read access to external space from CPU Read access to external space from CPU DTC External bus DTC activation request DTC activation request is generated in this period. * When DTC activation request is generated during write access to external space from CPU (3) (When external space write request is generated by CPU during execution of write access to external space from CPU) Internal bus Write to external Write to external space 1 from CPU space 2 from CPU Write access to external space 1 from CPU DTC External bus DTC activation request Write access to external space 2 from CPU DTC activation request is generated in this period. Figure 9.9 Bus Arbitration When DTC Activation Request Occur during External Space Access from CPU Rev. 2.00 Sep. 10, 2008 Page 231 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) The states that do not allow bus arbitration are shown below. 1. Between the read and write cycles of a TAS instruction 2. Multiple bus cycles generated when the data bus width is smaller than the access size (for example, between bus cycles when longword access is made to a memory with a data bus width of 8 bits) To prevent device malfunction while the bus mastership is transferred to the external device, the LSI negates all of the bus control signals before bus release. When the bus mastership is received, all of the bus control signals are first negated and then driven appropriately. In addition, to prevent noise while the bus control signal is in the high impedance state, pull-up resistors must be connected to these control signals. Bus mastership is transferred to the external device at the boundary of bus cycles. Namely, bus mastership is released immediately after receiving a bus request when a bus cycle is not being performed. The release of bus mastership is delayed until the bus cycle is complete when a bus cycle is in progress. Even when from outside the LSI it looks like a bus cycle is not being performed, a bus cycle may be performing internally, started by inserting wait cycles between access cycles. Therefore, it cannot be immediately determined whether or not bus mastership has been released by looking at the CSn signal or other bus control signals. The external bus release by the BREQ and BACK signal handshaking requires some overhead. If the slave has many tasks, multiple bus cycles should be executed in a bus mastership acquisition. Reducing the cycles required for master to slave bus mastership transitions streamlines the system design. The LSI has the bus mastership until a bus request is received from the external device. Upon acknowledging the assertion (low level) of the external bus request signal BREQ, the LSI releases the bus at the completion of the current bus cycle and asserts the BACK signal. After the LSI acknowledges the negation (high level) of the BREQ signal that indicates the slave has released the bus, it negates the BACK signal and resumes the bus usage. Processing by this LSI continues even while bus mastership is released to an external device, unless an external device is accessed. When an external device is accessed, the LSI enters the state of waiting for bus mastership to be returned. While the bus is released, sleep mode, software standby mode, and deep software standby mode cannot be entered. The bus release sequence is as follows. The address bus and data bus are placed in a highimpedance state synchronized with the rising edge of CK. The bus mastership acknowledge signal is asserted 0.5 cycles after the above high impedance state, synchronized with the falling edge of Rev. 2.00 Sep. 10, 2008 Page 232 of 1130 REJ09B0402-0200 www..com Section 9 Bus State Controller (BSC) CK. The bus control signals such as CSn are placed in the high-impedance state at subsequent rising edges of CK. These bus control signals go high one cycle before being placed in the highwww..com impedance state. Bus request signals are sampled at the falling edge of CK. The sequence for reclaiming the bus mastership from an external device is described below. At 1.5 cycles after the negation of BREQ is detected at the falling edge of CK, the bus control signals are driven high. The bus acknowledge signal is negated at the next falling edge of the clock. The fastest timing at which actual bus cycles can be resumed after bus control signal assertion is at the rising edge of the CK where address and data signals are driven. Figure 9.10 shows the bus arbitration timing in master mode. After BREQ assertion (low level; bus request), the BREQ signal should be negated (high level; bus release) only after the BACK is asserted (low level; bus acknowledge). If BREQ is negated before BACK is asserted, BACK may be asserted only for one cycle depending on the BREQ negation timing, and a bus conflict may occur between the external device and this LSI. CK BREQ BACK A19 to A0 D7 to D0 CSn Other bus control signals Figure 9.10 Bus Arbitration Timing Acceptance of mastership for the DTC in bus arbitration does not require the insertion of a NOP, so bus access proceeds continuously. Rev. 2.00 Sep. 10, 2008 Page 233 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5.7 (1) Others www..com Reset The bus state controller (BSC) can be initialized completely only at a power-on reset. At a poweron reset, all signals are negated and output buffers are turned off regardless of the bus cycle state. All control registers are initialized. In standby, sleep, and manual reset, control registers of the bus state controller are not initialized. At a manual reset, the current bus cycle being executed is completed and then the access wait state is entered. However, a bus arbitration request by the BREQ signal cannot be accepted during manual reset signal assertion. (2) Access in View of LSI Internal Bus Master There are three types of LSI internal buses: L bus, I bus, and peripheral bus. The CPU is connected to the L bus. The DTC and bus state controller are connected to the I bus. Low-speed peripheral modules are connected to the peripheral bus. On-chip memories are connected bidirectionally to the L bus and I bus. For an access of an external space or an on-chip peripheral module, the access is initiated via the I bus. Thus, the DTC can be activated without bus arbitration with the CPU while the CPU is accessing an on-chip memory. Since the bus state controller (BSC) incorporates a one-stage write buffer, the BSC can execute an access via the I bus before the previous external bus cycle is completed in a write cycle. If the onchip peripheral module is read or written after the external low-speed memory is written, the onchip peripheral module can be accessed before the completion of the external low-speed memory write cycle. In read cycles, the CPU is placed in the wait state until read operation has been completed. To continue the process after the data write to the device has been completed, perform a dummy read to the same address to check for completion of the write before the next process to be executed. The write buffer of the BSC functions in the same way for an access by the DTC. Since access cannot be performed correctly if any BSC register values are modified while the write buffer is operating, do not modify BSC registers immediately after a write access. If the BSC register need to be modified immediately after a write access, execute dummy read to confirm the completion of the write access, then modify the BSC register. Rev. 2.00 Sep. 10, 2008 Page 234 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5.8 Access to On-Chip FLASH and On-Chip RAM by CPU www..com Access to the on-chip FLASH for read is synchronized with I clock and is executed in one clock cycle. For details on programming and erasing, see section 22, Flash Memory. Access to the on-chip RAM for read/write is synchronized with I clock and is executed in one clock cycle. For details, see section 23, RAM. 9.5.9 Access to On-Chip Peripheral I/O Registers by CPU Table 9.9 shows the number of cycles required for access to the on-chip peripheral I/O registers by the CPU. Table 9.9 Number of Cycles for Access to On-Chip Peripheral I/O Registers Number of Access Cycles Write Read (3 + n) x I + (1 + m) x B + 2 x P (3 + n) x I + (1 + m) x B + 2 x P + 2 x I Notes: 1. When I:B = 8:1, n = 0 to 7 When I:B = 4:1, n = 0 to 3 When B:P = 4:1, m = 0 to 3 When I:B = 3:1, n = 0 to 2 When B:P = 3:1, m = 0 to 2 When I:B = 2:1, n = 0 to 1. When B:P = 2:1, m = 0 to 1. When I:B = 1:1, n = 0. When B:P = 1:1, m = 0 n and m depend on the internal execution state. 2. The clock ratio of MI and MP does not affect the number of access cycles. Synchronous logic and a layered bus structure have been adopted for this LSI. Data on each bus are input and output in synchronization with rising edges of the corresponding clock signal. The L bus, I bus, and peripheral bus are synchronized with the I, B, and P clock, respectively. Figure 9.11 shows an example of the timing of write access to a register in 2P cycle access with the connected peripheral bus width of 16 bits when I:B:P = 4:2:2. In access to the on-chip peripheral I/O registers, the CPU requires three cycles of I for preparation of data transfer to the I bus after the data has been output to the L bus. After these three cycles, data can be transferred to the I bus in synchronization with rising edges of B. However, as there are two I clock cycles in Rev. 2.00 Sep. 10, 2008 Page 235 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) a single B clock cycle when I: B = 4:2, transfer of data from the L bus to the I bus takes (3 + n) x I (n = 0 to 1) (3 x I is indicated in figure 9.52). The relation between the timing of data www..com output to the L bus and the rising edge of B depends on the state of program execution. In the case shown in the figure, where n = 0 and m = 0, the time required for access is 3 x I + 1 x B + 2 x P. I L bus B I bus P Peripheral bus (3 + n) x I (1 + m) x B 2 x P Figure 9.11 Timing of Write Access to On-Chip Peripheral I/O Registers When I:B:P = 4:2:2 Figure 9.12 shows an example of timing of read access to the peripheral bus when I:B:P = 4:2:1. Transfer from the L bus to the peripheral bus is performed in the same way as for writing. In the case of reading, however, values output onto the peripheral bus need to be transferred to the CPU. Although transfers from the peripheral bus to the I bus and from the I bus to the L bus are performed in synchronization with the rising edge of the respective bus clocks, a period of 2 x I is actually required because I B P. In the case shown in the figure, where n = 0 and m = 1, the time required for access is 3 x I + 2 x B + 2 x P + 2 x I. I L bus B I bus P Peripheral bus (3 + n) x I (1 + m) x B 2 x P 2 x I Figure 9.12 Timing of Read Access to On-Chip Peripheral I/O Registers When I:B:P = 4:2:1 Rev. 2.00 Sep. 10, 2008 Page 236 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) 9.5.10 Access to External Memory by CPU www..com Table 9.10 shows the number of cycles required for access to the external memory by the CPU. As the table shows, the number of cycles varies with the clock ratio, the access size, the external bus width of the LSI, and the setting for wait insertion. For details on the wait-insertion setting, see section 9.4, Register Descriptions. Table 9.10 Number of External Access Cycles External Bus Width 8 bits Access Size Byte Write/Read Write Read Word Write Read Longword Notes: n: Write Read Number of Access Cycles (1 + n) x I + (3 + m) x B (1 + n) x I + (3 + m) x B + 1 x I (1 + n) x I + (3 + m) x B + 1 x (2 + o) x B (1 + n) x I + (3 + m) x B + 1 x (2 + o) x B+ 1 x I (1 + n) x I + (3 + m) x B + 3 x (2 + o) x B (1 + n) x I + (3 + m) x B + 3 x (2 + o) x B+ 1 x I m, o: When I:B = 8:1, n = 0 to 7 When I:B = 4:1, n = 0 to 3 When I:B = 3:1, n = 0 to 2 When I:B = 2:1, n = 0 to 1 When I:B = 1:1, n = 0 m: Wait setting, o: Wait setting + idle setting For details, see section 9.4, Register Descriptions. Synchronous logic and a layered bus structure have been adopted for this LSI circuit. Data on each bus are input and output in synchronization with rising edges of the corresponding clock signal. The L bus and I bus are synchronized with the I and B clocks, respectively. Figure 9.13 shows an example of the timing of write access to a word of data over the external bus, with a bus-width of 8 bits, when I:B = 2:1. Once the CPU has output the data to the L bus, data are transferred to the I bus in synchronization with rising edges of B. There are two I clock cycles in a single B clock cycle when I: B = 2:1. Thus, when I: B = 2:1, data transfer from the L bus to the I bus takes (1 + n) x I (n = 0 to 1) (2 x I is indicated in figure 9.13). The relation between the timing of data output to the L bus and the rising edge of B depends on the state of program execution. Data output to the I bus are transferred to the external bus after one cycle of B. External access to each data takes at least two cycles, and this can be prolonged by the BSC register settings (m and o in the formulae for number of access cycles). In the case shown in figure 9.13, since n = 1, m = 0, and o = 0, access takes 2 x I + 3 x B + 2 x B. Rev. 2.00 Sep. 10, 2008 Page 237 of 1130 REJ09B0402-0200 Section 9 Bus State Controller (BSC) I L bus B (CK) I bus External bus First external access Second external access www..com This access period is This access period is prolonged by a period of m. prolonged by a period of o. In this example, m = 0 and o = 0. For the numbers of cycles by which m and o prolong the access process, see section 9.4, Register Descriptions. (1 + n) x I (3 + m) x B (2 + o) x B Figure 9.13 Timing of Write Access to Word Data in External Memory When I:B = 2:1 and External Bus Width is 8 Bits Figure 9.14 shows an example of the timing of read access when the external bus width is greater than or equal to the data width and I:B = 4:1. Transfer from the L bus to the external bus is performed in the same way as for write access. In the case of reading, however, values output onto the external bus must be transferred to the CPU. Transfers from the external bus to the I bus and from the I bus to the L bus are again performed in synchronization with rising edges of the respective bus clocks. In the actual operation, transfer from the external bus to the L bus takes one period. In the case shown in the figure, where n = 2 and m = 0, access takes 3 x I + 3 x B + 1 x I. I L bus B (CK) I bus External bus External access In this example, m = 0. For the numbers of cycles by which m prolongs the access process, see section 9.4, Register Descriptions. This access period is prolonged by a period of m. (1 + n) x I (3 + m) x B 1 x I Figure 9.14 Timing of Read Access with Condition I:B = 4:1 and External Bus Width Data Width For access by the DTC, the access cycles are obtained by subtracting the cycles of I required for L-bus access from the access cycles required for access by the CPU. Rev. 2.00 Sep. 10, 2008 Page 238 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) www..com This LSI has an on-chip multi-function timer pulse unit 2 (MTU2) that comprises six 16-bit timer channels. 10.1 Features * Maximum 16 pulse input/output lines and three pulse input lines * Selection of eight counter input clocks for each channel (four clocks for channel 5) * The following operations can be set for channels 0 to 4: Waveform output at compare match Input capture function Counter clear operation Multiple timer counters (TCNT) can be written to simultaneously Simultaneous clearing by compare match and input capture is possible Register simultaneous input/output is possible by synchronous counter operation A maximum 12-phase PWM output is possible in combination with synchronous operation * Buffer operation settable for channels 0, 3, and 4 * Phase counting mode settable independently for each of channels 1 and 2 * Cascade connection operation * Fast access via internal 16-bit bus * 28 interrupt sources * Automatic transfer of register data * A/D converter start trigger can be generated * Module standby mode can be settable * A total of six-phase waveform output, which includes complementary PWM output, and positive and negative phases of reset PWM output by interlocking operation of channels 3 and 4, is possible. * AC synchronous motor (brushless DC motor) drive mode using complementary PWM output and reset PWM output is settable by interlocking operation of channels 0, 3, and 4, and the selection of two types of waveform outputs (chopping and level) is possible. * Dead time compensation counter available in channel 5 * In complementary PWM mode, interrupts at the crest and trough of the counter value and A/D converter start triggers can be skipped. TIMMTU1A_020020030800 Rev. 2.00 Sep. 10, 2008 Page 239 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.1 MTU2 Functions Item Count clock Channel 0 MP/1 MP/4 MP/16 MP/64 TCLKA TCLKB TCLKC TCLKD TGRA_0 TGRB_0 TGRE_0 TGRC_0 TGRD_0 TGRF_0 TIOC0A TIOC0B TIOC0C TIOC0D TGR compare match or input capture Channel 1 MP/1 MP/4 MP/16 MP/64 MP/256 TCLKA TCLKB TGRA_1 TGRB_1 Channel 2 MP/1 MP/4 MP/16 MP/64 MP/1024 TCLKA TCLKB TCLKC TGRA_2 TGRB_2 Channel 3 www..com 5 Channel 4 Channel MP/1 MP/4 MP/16 MP/64 MP/256 MP/1024 TCLKA TCLKB TGRA_3 TGRB_3 TGRC_3 TGRD_3 TIOC3A TIOC3B TIOC3C TIOC3D TGR compare match or input capture MP/1 MP/4 MP/16 MP/64 MP/256 MP/1024 TCLKA TCLKB TGRA_4 TGRB_4 TGRC_4 TGRD_4 TIOC4A TIOC4B TIOC4C TIOC4D TGR compare match or input capture MP/1 MP/4 MP/16 MP/64 General registers TGRU_5 TGRV_5 TGRW_5 General registers/ buffer registers I/O pins TIOC1A TIOC1B TIOC2A TIOC2B Input pins TIC5U TIC5V TIC5W TGR compare match or input capture Counter clear function TGR compare match or input capture TGR compare match or input capture Compare 0 output match 1 output output Toggle output Input capture function Synchronous operation PWM mode 1 PWM mode 2 Complementary PWM mode Reset PWM mode AC synchronous motor drive mode Rev. 2.00 Sep. 10, 2008 Page 240 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Item Phase counting mode Buffer operation Dead time compensation counter function DTC activation Channel 0 Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 www..com TGR compare match or input capture TGR compare match or input capture TGR compare match or input capture TGR compare match or input capture TGR compare match or input capture and TCNT overflow or underflow TGRA_4 compare match or input capture TCNT_4 underflow (trough) in complement ary PWM mode TGR compare match or input capture A/D converter start TGRA_0 trigger compare match or input capture TGRE_0 compare match TGRA_1 compare match or input capture TGRA_2 compare match or input capture TGRA_3 compare match or input capture Rev. 2.00 Sep. 10, 2008 Page 241 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Item Interrupt sources Channel 0 7 sources * Channel 1 4 sources Compare match or input capture 1A Compare match or input capture 1B Overflow Channel 2 4 sources * Channel 3 Channel 4 Channel 5 5 sources www..com 5 sources 3 sources Compare * match or input capture 3A Compare * match or input capture 3B * Compare * match or input capture 3C * Compare * match or input capture 3D * Overflow * Compare * match or input capture 4A Compare * match or input capture 4B Compare * match or input capture 4C Compare match or input capture 4D Overflow or underflow Compare match or input capture 5U Compare match or input capture 5V Compare match or input capture 5W Compare * match or input capture 0A Compare * match or input capture 2A * Compare * match or input capture 0B * Compare * match or input capture 2B * Compare * match or input capture 0C * * Overflow Underflow Underflow * * Compare match or input capture 0D * * * Compare match 0E Compare match 0F Overflow Rev. 2.00 Sep. 10, 2008 Page 242 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Item Channel 0 Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 A/D converter start request delaying function * A/D www..com converter start request at a match between TADCOR A_4 and TCNT_4 * A/D converter start request at a match between TADCOR B_4 and TCNT_4 Interrupt skipping function * Skips TGRA_3 compare match interrupts * Skips TCIV_4 interrupts [Legend] : Possible : Not possible Rev. 2.00 Sep. 10, 2008 Page 243 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Figure 10.1 shows a block diagram of the MTU2. www..com TIORL TMDR Channel 3 TSR TGRC TGRD TGRA TGRB TCNT Input/output pins Channel 3: TIOC3A TIOC3B TIOC3C TIOC3D Channel 4: TIOC4A TIOC4B TIOC4C TIOC4D Control logic for channels 3 and 4 Interrupt request signals Channel 3: TGIA_3 TGIB_3 TGIC_3 TGID_3 TCIV_3 Channel 4: TGIA_4 TGIB_4 TGIC_4 TGID_4 TCIV_4 TIORH TIORL TMDR Channel 4 TSR TIER TCR TGRC TDDR TIORH TOCR TGCR TIER TCR TCNTS TCDR Channel 2 TGRA TGRB TCNT Clock input Internal clock: MP/1 MP/4 MP/16 MP/64 MP/256 MP/1024 External clock: TCLKA TCLKB TCLKC TCLKD Module data bus Input pins Channel 5: TIC5U TIC5V TIC5W Channel 5 TOER TCBR TCNTW TGRD TGRA TGRB TCNT Channel 5: TGIU_5 TGIV_5 TGIW_5 TCNTU TCNTV TGRW TGRU TGRV TIOR TIER TCR TSR Control logic Common TSYR Internal data bus BUS I/F TMDR TSR A/D conversion start signals Channels 0 to 4: TRGAN Channel 0: TRG0N Channel 4: TRG4AN TRG4BN TSTR TIORL TMDR Input/output pins Channel 0: TIOC0A TIOC0B TIOC0C TIOC0D Channel 1: TIOC1A TIOC1B Channel 2: TIOC2A TIOC2B TIORH [Legend] TSTR: Timer start register TSYR: Timer synchronous register TCR: Timer control register TMDR: Timer mode register TIOR: Timer I/O control register TIORH: Timer I/O control register H TIORL: Timer I/O control register L TIER: Timer interrupt enable register TGCR: Timer gate control register TOER: Timer output master enable register TOCR: Timer output control register TSR: Timer status register TCNT: Timer counter TCNTS: Timer subcounter TCDR: TCBR: TDDR: TGRA: TGRB: TGRC: TGRD: TGRE: TGRF: TGRU: TGRV: TGRW: Timer cycle data register Timer cycle buffer register Timer dead time data register Timer general register A Timer general register B Timer general register C Timer general register D Timer general register E Timer general register F Timer general register U Timer general register V Timer general register W Figure 10.1 Block Diagram of MTU2 Rev. 2.00 Sep. 10, 2008 Page 244 of 1130 REJ09B0402-0200 TIER Interrupt request signals Channel 0: TGIA_0 TGIB_0 TGIC_0 TGID_0 TGIE_0 TGIF_0 TCIV_0 Channel 1: TGIA_1 TGIB_1 TCIV_1 TCIU_1 Channel 2: TGIA_2 TGIB_2 TCIV_2 TCIU_2 TIOR Control logic for channels 0 to 2 TMDR Channel 1 TSR TIER TCR TIOR Channel 0 TSR TIER TCR TGRA TGRB TGRC TCNT TGRD TGRA TGRB TGRE TCR TGRF TCNT Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.2 Input/Output Pins www..com Table 10.2 Pin Configuration Channel Pin Name I/O Function Common TCLKA TCLKB TCLKC TCLKD 0 TIOC0A TIOC0B TIOC0C TIOC0D 1 TIOC1A TIOC1B 2 TIOC2A TIOC2B 3 TIOC3A TIOC3B TIOC3C TIOC3D 4 TIOC4A TIOC4B TIOC4C TIOC4D 5 TIC5U TIC5V TIC5W Input External clock A input pin (Channel 1 phase counting mode A phase input) Input External clock B input pin (Channel 1 phase counting mode B phase input) Input External clock C input pin (Channel 2 phase counting mode A phase input) Input External clock D input pin (Channel 2 phase counting mode B phase input) I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O TGRA_0 input capture input/output compare output/PWM output pin TGRB_0 input capture input/output compare output/PWM output pin TGRC_0 input capture input/output compare output/PWM output pin TGRD_0 input capture input/output compare output/PWM output pin TGRA_1 input capture input/output compare output/PWM output pin TGRB_1 input capture input/output compare output/PWM output pin TGRA_2 input capture input/output compare output/PWM output pin TGRB_2 input capture input/output compare output/PWM output pin TGRA_3 input capture input/output compare output/PWM output pin TGRB_3 input capture input/output compare output/PWM output pin TGRC_3 input capture input/output compare output/PWM output pin TGRD_3 input capture input/output compare output/PWM output pin TGRA_4 input capture input/output compare output/PWM output pin TGRB_4 input capture input/output compare output/PWM output pin TGRC_4 input capture input/output compare output/PWM output pin TGRD_4 input capture input/output compare output/PWM output pin Input TGRU_5 input capture input/external pulse input pin Input TGRV_5 input capture input/external pulse input pin Input TGRW_5 input capture input/external pulse input pin Rev. 2.00 Sep. 10, 2008 Page 245 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3 Register Descriptions www..com The MTU2 has the following registers. For details on register addresses and register states during each process, refer to section 25, List of Registers. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 0 is expressed as TCR_0. Table 10.3 Register Configuration Register Name Timer control register_3 Timer control register_4 Timer mode register_3 Timer mode register_4 Timer I/O control register H_3 Timer I/O control register L_3 Timer I/O control register H_4 Timer I/O control register L_4 Timer interrupt enable register_3 Timer interrupt enable register_4 Timer output master enable register Timer gate control register Timer output control register 1 Timer output control register 2 Timer counter_3 Timer counter_4 Timer cycle data register Timer dead time data register Timer general register A_3 Timer general register B_3 Timer general register A_4 Timer general register B_4 Abbreviation TCR_3 TCR_4 TMDR_3 TMDR_4 TIORH_3 TIORL_3 TIORH_4 TIORL_4 TIER_3 TIER_4 TOER TGCR TOCR1 TOCR2 TCNT_3 TCNT_4 TCDR TDDR TGRA_3 TGRB_3 TGRA_4 TGRB_4 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial value H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'C0 H'80 H'00 H'00 H'0000 H'0000 H'FFFF H'FFFF H'FFFF H'FFFF H'FFFF H'FFFF Address H'FFFFC200 H'FFFFC201 H'FFFFC202 H'FFFFC203 H'FFFFC204 H'FFFFC205 H'FFFFC206 H'FFFFC207 H'FFFFC208 H'FFFFC209 H'FFFFC20A H'FFFFC20D H'FFFFC20E H'FFFFC20F H'FFFFC210 H'FFFFC212 H'FFFFC214 H'FFFFC216 H'FFFFC218 H'FFFFC21A H'FFFFC21C H'FFFFC21E Access Size 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 8 8 8, 16 8 16, 32 16 16, 32 16 16, 32 16 16, 32 16 Rev. 2.00 Sep. 10, 2008 Page 246 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Register Name Timer subcounter Timer cycle buffer register Timer general register C_3 Timer general register D_3 Timer general register C_4 Timer general register D_4 Timer status register_3 Timer status register_4 Timer interrupt skipping set register Timer interrupt skipping counter Timer buffer transfer set register Timer dead time enable register Timer output level buffer register Abbreviation TCNTS TCBR TGRC_3 TGRD_3 TGRC_4 TGRD_4 TSR_3 TSR_4 TITCR TITCNT TBTER TDER TOLBR R/W R R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial value H'0000 H'FFFF H'FFFF H'FFFF H'FFFF H'FFFF H'C0 H'C0 H'00 H'00 H'00 H'01 H'00 H'00 H'00 H'0000 H'FFFF H'FFFF H'FFFF www..com Address Access Size H'FFFFC220 H'FFFFC222 H'FFFFC224 H'FFFFC226 H'FFFFC228 H'FFFFC22A H'FFFFC22C H'FFFFC22D H'FFFFC230 H'FFFFC231 H'FFFFC232 H'FFFFC234 H'FFFFC236 H'FFFFC238 H'FFFFC239 H'FFFFC240 H'FFFFC244 H'FFFFC246 H'FFFFC248 16, 32 16 16, 32 16 16, 32 16 8, 16 8 8, 16 8 8 8 8 8, 16 8 16 16, 32 16 16, 32 Timer buffer operation transfer TBTM_3 mode register_3 Timer buffer operation transfer TBTM_4 mode register_4 Timer A/D converter start request control register Timer A/D converter start request cycle set register A_4 Timer A/D converter start request cycle set register B_4 Timer A/D converter start request cycle set buffer register A_4 Timer A/D converter start request cycle set buffer register B_4 TADCR TADCORA_4 TADCORB_4 TADCOBRA_4 TADCOBRB_4 R/W H'FFFF H'FFFFC24A 16 Rev. 2.00 Sep. 10, 2008 Page 247 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Register Name Timer waveform control register Timer start register Timer synchronous register Timer counter synchronous start register Timer read/write enable register Timer control register_0 Timer mode register_0 Timer I/O control register H_0 Timer I/O control register L_0 Timer interrupt enable register_0 Timer status register_0 Timer counter_0 Timer general register A_0 Timer general register B_0 Timer general register C_0 Timer general register D_0 Timer general register E_0 Timer general register F_0 Timer interrupt enable register 2_0 Timer status register 2_0 Abbreviation TWCR TSTR TSYR TCSYSTR TRWER TCR_0 TMDR_0 TIORH_0 TIORL_0 TIER_0 TSR_0 TCNT_0 TGRA_0 TGRB_0 TGRC_0 TGRD_0 TGRE_0 TGRF_0 TIER2_0 TSR2_0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial value H'00 H'00 H'00 H'00 H'01 H'00 H'00 H'00 H'00 H'00 H'C0 H'0000 H'FFFF H'FFFF H'FFFF H'FFFF H'FFFF H'FFFF H'00 H'C0 H'00 H'00 H'00 H'00 H'00 H'C0 www..com Address Access Size H'FFFFC260 H'FFFFC280 H'FFFFC281 H'FFFFC282 H'FFFFC284 H'FFFFC300 H'FFFFC301 H'FFFFC302 H'FFFFC303 H'FFFFC304 H'FFFFC305 H'FFFFC306 H'FFFFC308 H'FFFFC30A H'FFFFC30C H'FFFFC30E H'FFFFC320 H'FFFFC322 H'FFFFC324 H'FFFFC325 H'FFFFC326 H'FFFFC380 H'FFFFC381 H'FFFFC382 H'FFFFC384 H'FFFFC385 8 8, 16 8 8 8 8, 16, 32 8 8, 16 8 8, 16, 32 8 16 16, 32 16 16, 32 16 16, 32 16 8, 16 8 8 8, 16 8 8 8, 16, 32 8 Timer buffer operation transfer TBTM_0 mode register_0 Timer control register_1 Timer mode register_1 Timer I/O control register_1 Timer interrupt enable register_1 Timer status register_1 TCR_1 TMDR_1 TIOR_1 TIER_1 TSR_1 Rev. 2.00 Sep. 10, 2008 Page 248 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Register Name Timer counter_1 Timer general register A_1 Timer general register B_1 Timer input capture control register Timer control register_2 Timer mode register_2 Timer I/O control register_2 Timer interrupt enable register_2 Timer status register_2 Timer counter_2 Timer general register A_2 Timer general register B_2 Timer counter U_5 Timer general register U_5 Timer control register U_5 Timer I/O control register U_5 Timer counter V_5 Timer general register V_5 Timer control register V_5 Timer I/O control register V_5 Timer counter W_5 Timer general register W_5 Timer control register W_5 Timer I/O control register W_5 Timer status register_5 Timer interrupt enable register_5 Timer start register_5 Timer compare match clear register Abbreviation TCNT_1 TGRA_1 TGRB_1 TICCR TCR_2 TMDR_2 TIOR_2 TIER_2 TSR_2 TCNT_2 TGRA_2 TGRB_2 TCNTU_5 TGRU_5 TCRU_5 TIORU_5 TCNTV_5 TGRV_5 TCRV_5 TIORV_5 TCNTW_5 TGRW_5 TCRW_5 TIORW_5 TSR_5 TIER_5 TSTR_5 TCNTCMPCLR R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial value H'0000 H'FFFF H'FFFF H'00 H'00 H'00 H'00 H'00 H'C0 H'0000 H'FFFF H'FFFF H'0000 H'FFFF H'00 H'00 H'0000 H'FFFF H'00 H'00 H'0000 H'FFFF H'00 H'00 H'00 H'00 H'00 H'00 www..com Address Access Size H'FFFFC386 H'FFFFC388 H'FFFFC38A H'FFFFC390 H'FFFFC400 H'FFFFC401 H'FFFFC402 H'FFFFC404 H'FFFFC405 H'FFFFC406 H'FFFFC408 H'FFFFC40A H'FFFFC480 H'FFFFC482 H'FFFFC484 H'FFFFC486 H'FFFFC490 H'FFFFC492 H'FFFFC494 H'FFFFC496 H'FFFFC4A0 H'FFFFC4A2 H'FFFFC4A4 H'FFFFC4A6 H'FFFFC4B0 H'FFFFC4B2 H'FFFFC4B4 H'FFFFC4B6 16 16, 32 16 8 8, 16 8 8 8, 16, 32 8 16 16, 32 16 16, 32 16 8 8 16, 32 16 8 8 16, 32 16 8 8 8 8 8 8 Rev. 2.00 Sep. 10, 2008 Page 249 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.1 Timer Control Register (TCR) www..com The TCR registers are 8-bit readable/writable registers that control the TCNT operation for each channel. The MTU2 has a total of eight TCR registers, one each for channels 0 to 4 and three (TCRU_5, TCRV_5, and TCRW_5) for channel 5. TCR register settings should be conducted only when TCNT operation is stopped. Bit: 7 6 CCLR[2:0] 5 4 3 2 1 TPSC[2:0] 0 CKEG[1:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 to 5 Bit Name CCLR[2:0] Initial Value 000 R/W R/W Description Counter Clear 0 to 2 These bits select the TCNT counter clearing source. See tables 10.4 and 10.5 for details. 4, 3 CKEG[1:0] 00 R/W Clock Edge 0 and 1 These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. MP/4 both edges = MP/2 rising edge). If phase counting mode is used on channels 1 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is MP/4 or slower. When MP/1, or the overflow/underflow of another channel is selected for the input clock, although values can be written, counter operation compiles with the initial value. 00: Count at rising edge 01: Count at falling edge 1x: Count at both edges 2 to 0 TPSC[2:0] 000 R/W Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock source can be selected independently for each channel. See tables 10.6 to 10.10 for details. [Legend] x: Don't care Rev. 2.00 Sep. 10, 2008 Page 250 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.4 CCLR0 to CCLR2 (Channels 0, 3, and 4) Channel 0, 3, 4 Bit 7 CCLR2 0 Bit 6 CCLR1 0 Bit 5 CCLR0 0 1 1 0 1 www..com Description TCNT clearing disabled TCNT cleared by TGRA compare match/input capture TCNT cleared by TGRB compare match/input capture TCNT cleared by counter clearing for another channel performing synchronous clearing/ 1 synchronous operation* TCNT clearing disabled TCNT cleared by TGRC compare match/input 2 capture* TCNT cleared by TGRD compare match/input capture*2 TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1 1 0 0 1 1 0 1 Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1. 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur. Table 10.5 CCLR0 to CCLR2 (Channels 1 and 2) Channel 1, 2 Bit 7 Bit 6 Reserved*2 CCLR1 0 0 Bit 5 CCLR0 0 1 1 0 1 Description TCNT clearing disabled TCNT cleared by TGRA compare match/input capture TCNT cleared by TGRB compare match/input capture TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1 Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1. 2. Bit 7 is reserved in channels 1 and 2. It is always read as 0 and cannot be modified. Rev. 2.00 Sep. 10, 2008 Page 251 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.6 TPSC0 to TPSC2 (Channel 0) Channel 0 Bit 2 TPSC2 0 Bit 1 TPSC1 0 Bit 0 TPSC0 0 1 1 0 1 1 0 0 1 1 0 1 www..com Description Internal clock: counts on MP/1 Internal clock: counts on MP/4 Internal clock: counts on MP/16 Internal clock: counts on MP/64 External clock: counts on TCLKA pin input External clock: counts on TCLKB pin input External clock: counts on TCLKC pin input External clock: counts on TCLKD pin input Table 10.7 TPSC0 to TPSC2 (Channel 1) Channel 1 Bit 2 TPSC2 0 Bit 1 TPSC1 0 Bit 0 TPSC0 0 1 1 0 1 1 0 0 1 1 0 1 Description Internal clock: counts on MP/1 Internal clock: counts on MP/4 Internal clock: counts on MP/16 Internal clock: counts on MP/64 External clock: counts on TCLKA pin input External clock: counts on TCLKB pin input Internal clock: counts on MP/256 Counts on TCNT_2 overflow/underflow Note: This setting is ignored when channel 1 is in phase counting mode. Rev. 2.00 Sep. 10, 2008 Page 252 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.8 TPSC0 to TPSC2 (Channel 2) Channel 2 Bit 2 TPSC2 0 Bit 1 TPSC1 0 Bit 0 TPSC0 0 1 1 0 1 1 0 0 1 1 0 1 www..com Description Internal clock: counts on MP/1 Internal clock: counts on MP/4 Internal clock: counts on MP/16 Internal clock: counts on MP/64 External clock: counts on TCLKA pin input External clock: counts on TCLKB pin input External clock: counts on TCLKC pin input Internal clock: counts on MP/1024 Note: This setting is ignored when channel 2 is in phase counting mode. Table 10.9 TPSC0 to TPSC2 (Channels 3 and 4) Channel 3, 4 Bit 2 TPSC2 0 Bit 1 TPSC1 0 Bit 0 TPSC0 0 1 1 0 1 1 0 0 1 1 0 1 Description Internal clock: counts on MP/1 Internal clock: counts on MP/4 Internal clock: counts on MP/16 Internal clock: counts on MP/64 Internal clock: counts on MP/256 Internal clock: counts on MP/1024 External clock: counts on TCLKA pin input External clock: counts on TCLKB pin input Rev. 2.00 Sep. 10, 2008 Page 253 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.10 TPSC1 and TPSC0 (Channel 5) Channel 5 Bit 1 TPSC1 0 Bit 0 TPSC0 0 1 1 0 1 www..com Description Internal clock: counts on MP/1 Internal clock: counts on MP/4 Internal clock: counts on MP/16 Internal clock: counts on MP/64 Note: Bits 7 to 2 are reserved in channel 5. These bits are always read as 0. The write value should always be 0. 10.3.2 Timer Mode Register (TMDR) The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode of each channel. The MTU2 has five TMDR registers, one each for channels 0 to 4. TMDR register settings should be changed only when TCNT operation is stopped. Bit: 7 - 6 BFE 5 BFB 4 BFA 3 2 1 0 MD[3:0] Initial value: R/W: 0 - 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name Initial Value 0 R/W Description Reserved This bit is always read as 0. The write value should always be 0. 6 BFE 0 R/W Buffer Operation E Specifies whether TGRE_0 and TGRF_0 are to operate in the normal way or to be used together for buffer operation. Compare match with TGRF occurs even when TGRF is used as a buffer register. In channels 1 to 4, this bit is reserved. It is always read as 0 and the write value should always be 0. 0: TGRE_0 and TGRF_0 operate normally 1: TGRE_0 and TGRF_0 used together for buffer operation Rev. 2.00 Sep. 10, 2008 Page 254 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 5 Bit Name BFB Initial Value 0 R/W R/W Description Buffer Operation B www..com Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare do not take place in modes other than complementary PWM mode, but compare match with TGRD occurs in complementary PWM mode. Since the TGFD flag will be set if a compare match occurs during Tb interval in complementary PWM mode, the TGIED bit in timer interrupt enable register 3/4 (TIER_3/4) should be cleared to 0. In channels 1 and 2, which have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified. 0: TGRB and TGRD operate normally 1: TGRB and TGRD used together for buffer operation 4 BFA 0 R/W Buffer Operation A Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare do not take place in modes other than complementary PWM mode, but compare match with TGRC occurs in complementary PWM mode. Since the TGFC flag will be set if a compare match occurs on channel 4 during Tb interval in complementary PWM mode, the TGIEC bit in timer interrupt enable register 4 (TIER_4) should be cleared to 0. In channels 1 and 2, which have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified. 0: TGRA and TGRC operate normally 1: TGRA and TGRC used together for buffer operation 3 to 0 MD[3:0] 0000 R/W Modes 0 to 3 These bits are used to set the timer operating mode. See table 10.11 for details. Rev. 2.00 Sep. 10, 2008 Page 255 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.11 Setting of Operation Mode by Bits MD0 to MD3 Bit 3 MD3 0 Bit 2 MD2 0 Bit 1 MD1 0 Bit 0 MD0 0 1 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 1 1 0 x 0 1 1 0 1 www..com Description Normal operation Setting prohibited PWM mode 1 PWM mode 2*1 Phase counting mode 1*2 Phase counting mode 2*2 Phase counting mode 3*2 Phase counting mode 4*2 Reset synchronous PWM mode*3 Setting prohibited Setting prohibited Setting prohibited Complementary PWM mode 1 (transmit at crest)*3 Complementary PWM mode 2 (transmit at trough)*3 Complementary PWM mode 2 (transmit at crest and trough)*3 [Legend] x: Don't care Notes: 1. PWM mode 2 cannot be set for channels 3 and 4. 2. Phase counting mode cannot be set for channels 0, 3, and 4. 3. Reset synchronous PWM mode and complementary PWM mode can only be set for channel 3. When channel 3 is set to reset synchronous PWM mode or complementary PWM mode, the channel 4 settings become ineffective and automatically conform to the channel 3 settings. However, do not set channel 4 to reset synchronous PWM mode or complementary PWM mode. Reset synchronous PWM mode and complementary PWM mode cannot be set for channels 0, 1, and 2. Rev. 2.00 Sep. 10, 2008 Page 256 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.3 Timer I/O Control Register (TIOR) www..com The TIOR registers are 8-bit readable/writable registers that control the TGR registers. The MTU2 has a total of eleven TIOR registers, two each for channels 0, 3, and 4, one each for channels 1 and 2, and three (TIORU_5, TIORV_5, and TIORW_5) for channel 5. TIOR should be set when TMDR is set to select normal operation, PWM mode, or phase counting mode. The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified. When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register. * TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIORH_4 Bit: 7 6 5 4 3 2 1 0 IOB[3:0] IOA[3:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 to 4 Bit Name IOB[3:0] Initial Value 0000 R/W R/W Description I/O Control B0 to B3 Specify the function of TGRB. See the following tables. TIORH_0: TIOR_1: TIOR_2: TIORH_3: TIORH_4: Table 10.12 Table 10.14 Table 10.15 Table 10.16 Table 10.18 3 to 0 IOA[3:0] 0000 R/W I/O Control A0 to A3 Specify the function of TGRA. See the following tables. TIORH_0: TIOR_1: TIOR_2: TIORH_3: TIORH_4: Table 10.20 Table 10.22 Table 10.23 Table 10.24 Table 10.26 Rev. 2.00 Sep. 10, 2008 Page 257 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) * TIORL_0, TIORL_3, TIORL_4 Bit: 7 6 5 4 3 2 0 1 www..com IOD[3:0] IOC[3:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 to 4 Bit Name IOD[3:0] Initial Value 0000 R/W R/W Description I/O Control D0 to D3 Specify the function of TGRD. See the following tables. TIORL_0: Table 10.13 TIORL_3: Table 10.17 TIORL_4: Table 10.19 3 to 0 IOC[3:0] 0000 R/W I/O Control C0 to C3 Specify the function of TGRC. See the following tables. TIORL_0: Table 10.21 TIORL_3: Table 10.25 TIORL_4: Table 10.27 * TIORU_5, TIORV_5, TIORW_5 Bit: 7 - 6 - 5 - 4 3 2 IOC[4:0] 1 0 Initial value: R/W: 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 to 5 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 4 to 0 IOC[4:0] 00000 R/W I/O Control C0 to C4 Specify the function of TGRU_5, TGRV_5, and TGRW_5. For details, see table 10.28. Rev. 2.00 Sep. 10, 2008 Page 258 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.12 TIORH_0 (Channel 0) www..com Description Bit 7 IOB3 0 Bit 6 IOB2 0 Bit 5 IOB1 0 Bit 4 IOB0 0 1 TGRB_0 Function Output compare register TIOC0B Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges Capture input source is channel 1/count clock Input capture at TCNT_1 count-up/count-down 1 1 x x x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 259 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.13 TIORL_0 (Channel 0) www..com Description Bit 7 IOD3 0 Bit 6 IOD2 0 Bit 5 IOD1 0 Bit 4 IOD0 0 1 TGRD_0 Function Output compare register*2 TIOC0D Pin Function Output retained*1 Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 Input capture Input capture at rising edge register*2 Input capture at falling edge Input capture at both edges Capture input source is channel 1/count clock Input capture at TCNT_1 count-up/count-down 1 1 x x x [Legend] x: Don't care Notes: 1. After power-on reset, 0 is output until TIOR is set. 2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated. Rev. 2.00 Sep. 10, 2008 Page 260 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.14 TIOR_1 (Channel 1) www..com Description Bit 7 IOB3 0 Bit 6 IOB2 0 Bit 5 IOB1 0 Bit 4 IOB0 0 1 TGRB_1 Function Output compare register TIOC1B Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges Input capture at generation of TGRC_0 compare match/input capture 1 1 x x x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 261 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.15 TIOR_2 (Channel 2) www..com Description Bit 7 IOB3 0 Bit 6 IOB2 0 Bit 5 IOB1 0 Bit 4 IOB0 0 1 TGRB_2 Function Output compare register TIOC2B Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 262 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.16 TIORH_3 (Channel 3) www..com Description Bit 7 IOB3 0 Bit 6 IOB2 0 Bit 5 IOB1 0 Bit 4 IOB0 0 1 TGRB_3 Function Output compare register TIOC3B Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 263 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.17 TIORL_3 (Channel 3) www..com Description Bit 7 IOD3 0 Bit 6 IOD2 0 Bit 5 IOD1 0 Bit 4 IOD0 0 1 TGRD_3 Function Output compare 2 register* TIOC3D Pin Function Output retained*1 Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register*2 Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Notes: 1. After power-on reset, 0 is output until TIOR is set. 2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated. Rev. 2.00 Sep. 10, 2008 Page 264 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.18 TIORH_4 (Channel 4) www..com Description Bit 7 IOB3 0 Bit 6 IOB2 0 Bit 5 IOB1 0 Bit 4 IOB0 0 1 TGRB_4 Function Output compare register TIOC4B Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 265 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.19 TIORL_4 (Channel 4) www..com Description Bit 7 IOD3 0 Bit 6 IOD2 0 Bit 5 IOD1 0 Bit 4 IOD0 0 1 TGRD_4 Function Output compare 2 register* TIOC4D Pin Function Output retained*1 Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register*2 Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Notes: 1. After power-on reset, 0 is output until TIOR is set. 2. When the BFB bit in TMDR_4 is set to 1 and TGRD_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated. Rev. 2.00 Sep. 10, 2008 Page 266 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.20 TIORH_0 (Channel 0) www..com Description Bit 3 IOA3 0 Bit 2 IOA2 0 Bit 1 IOA1 0 Bit 0 IOA0 0 1 TGRA_0 Function Output compare register TIOC0A Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges Capture input source is channel 1/count clock Input capture at TCNT_1 count-up/count-down 1 1 x x x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 267 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.21 TIORL_0 (Channel 0) www..com Description Bit 3 IOC3 0 Bit 2 IOC2 0 Bit 1 IOC1 0 Bit 0 IOC0 0 1 TGRC_0 Function Output compare 2 register* TIOC0C Pin Function Output retained*1 Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 Input capture Input capture at rising edge 2 register* Input capture at falling edge Input capture at both edges Capture input source is channel 1/count clock Input capture at TCNT_1 count-up/count-down 1 1 x x x [Legend] x: Don't care Notes: 1. After power-on reset, 0 is output until TIOR is set. 2. When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated. Rev. 2.00 Sep. 10, 2008 Page 268 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.22 TIOR_1 (Channel 1) www..com Description Bit 3 IOA3 0 Bit 2 IOA2 0 Bit 1 IOA1 0 Bit 0 IOA0 0 1 TGRA_1 Function Output compare register TIOC1A Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges Input capture at generation of channel 0/TGRA_0 compare match/input capture 1 1 x x x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 269 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.23 TIOR_2 (Channel 2) www..com Description Bit 3 IOA3 0 Bit 2 IOA2 0 Bit 1 IOA1 0 Bit 0 IOA0 0 1 TGRA_2 Function Output compare register TIOC2A Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 270 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.24 TIORH_3 (Channel 3) www..com Description Bit 3 IOA3 0 Bit 2 IOA2 0 Bit 1 IOA1 0 Bit 0 IOA0 0 1 TGRA_3 Function Output compare register TIOC3A Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 271 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.25 TIORL_3 (Channel 3) www..com Description Bit 3 IOC3 0 Bit 2 IOC2 0 Bit 1 IOC1 0 Bit 0 IOC0 0 1 TGRC_3 Function Output compare 2 register* TIOC3C Pin Function Output retained*1 Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register*2 Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Notes: 1. After power-on reset, 0 is output until TIOR is set. 2. When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated. Rev. 2.00 Sep. 10, 2008 Page 272 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.26 TIORH_4 (Channel 4) www..com Description Bit 3 IOA3 0 Bit 2 IOA2 0 Bit 1 IOA1 0 Bit 0 IOA0 0 1 TGRA_4 Function Output compare register TIOC4A Pin Function Output retained* Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Note: * After power-on reset, 0 is output until TIOR is set. Rev. 2.00 Sep. 10, 2008 Page 273 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.27 TIORL_4 (Channel 4) www..com Description Bit 3 IOC3 0 Bit 2 IOC2 0 Bit 1 IOC1 0 Bit 0 IOC0 0 1 TGRC_4 Function Output compare 2 register* TIOC4C Pin Function Output retained*1 Initial output is 0 0 output at compare match Initial output is 0 1 output at compare match Initial output is 0 Toggle output at compare match Output retained Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match 1 0 1 1 0 0 1 1 0 1 1 x 0 0 1 Input capture Input capture at rising edge register*2 Input capture at falling edge Input capture at both edges 1 x [Legend] x: Don't care Notes: 1. After power-on reset, 0 is output until TIOR is set. 2. When the BFA bit in TMDR_4 is set to 1 and TGRC_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated. Rev. 2.00 Sep. 10, 2008 Page 274 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.28 TIORU_5, TIORV_5, and TIORW_5 (Channel 5) www..com Description TGRU_5, TGRV_5, and TGRW_5 TIC5U, TIC5V, and TIC5W Pin Function Function Compare Compare match match register Setting prohibited Setting prohibited Setting prohibited Setting prohibited Input capture register Setting prohibited Input capture at rising edge Input capture at falling edge Input capture at both edges Setting prohibited Setting prohibited Measurement of low pulse width of external input signal Capture at trough of complementary PWM mode 1 0 Measurement of low pulse width of external input signal Capture at crest of complementary PWM mode 1 Measurement of low pulse width of external input signal Capture at crest and trough of complementary PWM mode 1 0 0 1 Setting prohibited Measurement of high pulse width of external input signal Capture at trough of complementary PWM mode 1 0 Measurement of high pulse width of external input signal Capture at crest of complementary PWM mode 1 Measurement of high pulse width of external input signal Capture at crest and trough of complementary PWM mode Bit 4 IOC4 0 Bit 3 IOC3 0 Bit 2 IOC2 0 Bit 1 IOC1 0 Bit 0 IOC0 0 1 1 1 1 1 0 x 0 x x 0 x x x 0 1 1 0 1 1 1 0 x 0 x 0 1 [Legend] x: Don't care Rev. 2.00 Sep. 10, 2008 Page 275 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.4 Timer Compare Match Clear Register (TCNTCMPCLR) www..com TCNTCMPCLR is an 8-bit readable/writable register that specifies requests to clear TCNTU_5, TCNTV_5, and TCNTW_5. The MTU2 has one TCNTCMPCLR in channel 5. Bit: 7 - 6 - 5 - 4 - 3 - 2 1 0 CMP CMP CMP CLR5U CLR5V CLR5W Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W Bit 7 to 3 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 2 CMPCLR5U 0 R/W TCNT Compare Clear 5U Enables or disables requests to clear TCNTU_5 at TCNTU_5 and TGRU_5 compare match or input capture. 0: Disables TCNTU_5 to be cleared to H'0000 at TCNTU_5 and TGRU_5 compare match or input capture 1: Enables TCNTU_5 to be cleared to H'0000 at TCNTU_5 and TGRU_5 compare match or input capture 1 CMPCLR5V 0 R/W TCNT Compare Clear 5V Enables or disables requests to clear TCNTV_5 at TCNTV_5 and TGRV_5 compare match or input capture. 0: Disables TCNTV_5 to be cleared to H'0000 at TCNTV_5 and TGRV_5 compare match or input capture 1: Enables TCNTV_5 to be cleared to H'0000 at TCNTV_5 and TGRV_5 compare match or input capture Rev. 2.00 Sep. 10, 2008 Page 276 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 0 Bit Name Initial Value R/W R/W Description www..com CMPCLR5W 0 TCNT Compare Clear 5W Enables or disables requests to clear TCNTW_5 at TGRW_5 compare match or input capture. 0: Disables TCNTW_5 to be cleared to H'0000 at TCNTW_5 and TGRW_5 compare match or input capture 1: Enables TCNTW_5 to be cleared to H'0000 at TCNTW_5 and TGRW_5 compare match or input capture 10.3.5 Timer Interrupt Enable Register (TIER) The TIER registers are 8-bit readable/writable registers that control enabling or disabling of interrupt requests for each channel. The MTU2 has seven TIER registers, two for channel 0 and one each for channels 1 to 5. * TIER_0, TIER_1, TIER_2, TIER_3, TIER_4 Bit: 7 6 5 4 3 2 1 0 TTGE TTGE2 TCIEU TCIEV TGIED TGIEC TGIEB TGIEA Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name TTGE Initial Value 0 R/W R/W Description A/D Converter Start Request Enable Enables or disables generation of A/D converter start requests by TGRA input capture/compare match. 0: A/D converter start request generation disabled 1: A/D converter start request generation enabled Rev. 2.00 Sep. 10, 2008 Page 277 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 6 Bit Name TTGE2 Initial Value 0 R/W R/W Description www..com A/D Converter Start Request Enable 2 Enables or disables generation of A/D converter start requests by TCNT_4 underflow (trough) in complementary PWM mode. In channels 0 to 3, bit 6 is reserved. It is always read as 0 and the write value should always be 0. 0: A/D converter start request generation by TCNT_4 underflow (trough) disabled 1: A/D converter start request generation by TCNT_4 underflow (trough) enabled 5 TCIEU 0 R/W Underflow Interrupt Enable Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2. In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled Rev. 2.00 Sep. 10, 2008 Page 278 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 2 Bit Name TGIEC Initial Value 0 R/W R/W Description TGR Interrupt Enable C www..com Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled 1: Interrupt requests (TGIA) by TGFA bit enabled Rev. 2.00 Sep. 10, 2008 Page 279 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) * TIER2_0 Bit: 7 TTGE2 6 - 5 - 4 - 3 - 2 - 0 1 www..com TGIEF TGIEE Initial value: 0 R/W: R/W 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W Bit 7 Bit Name TTGE2 Initial Value 0 R/W R/W Description A/D Converter Start Request Enable 2 Enables or disables generation of A/D converter start requests by compare match between TCNT_0 and TGRE_0. 0: A/D converter start request generation by compare match between TCNT_0 and TGRE_0 disabled 1: A/D converter start request generation by compare match between TCNT_0 and TGRE_0 enabled 6 to 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 TGIEF 0 R/W TGR Interrupt Enable F Enables or disables interrupt requests by compare match between TCNT_0 and TGRF_0. 0: Interrupt requests (TGIF) by TGFE bit disabled 1: Interrupt requests (TGIF) by TGFE bit enabled 0 TGIEE 0 R/W TGR Interrupt Enable E Enables or disables interrupt requests by compare match between TCNT_0 and TGRE_0. 0: Interrupt requests (TGIE) by TGEE bit disabled 1: Interrupt requests (TGIE) by TGEE bit enabled Rev. 2.00 Sep. 10, 2008 Page 280 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) * TIER_5 Bit: 7 - 6 - 5 - 4 - 3 - 2 0 1 www..com TGIE5U TGIE5V TGIE5W Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W Bit 7 to 3 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 2 TGIE5U 0 R/W TGR Interrupt Enable 5U Enables or disables interrupt requests (TGIU_5) by the CMFU5 bit when the CMFU5 bit in TSR_5 is set to 1. 0: Interrupt requests (TGIU_5) disabled 1: Interrupt requests (TGIU_5) enabled 1 TGIE5V 0 R/W TGR Interrupt Enable 5V Enables or disables interrupt requests (TGIV_5) by the CMFV5 bit when the CMFV5 bit in TSR_5 is set to 1. 0: Interrupt requests (TGIV_5) disabled 1: Interrupt requests (TGIV_5) enabled 0 TGIE5W 0 R/W TGR Interrupt Enable 5W Enables or disables interrupt requests (TGIW_5) by the CMFW5 bit when the CMFW5 bit in TSR_5 is set to 1. 0: Interrupt requests (TGIW_5) disabled 1: Interrupt requests (TGIW_5) enabled Rev. 2.00 Sep. 10, 2008 Page 281 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.6 Timer Status Register (TSR) www..com The TSR registers are 8-bit readable/writable registers that indicate the status of each channel. The MTU2 has seven TSR registers, two for channel 0 and one each for channels 1 to 5. * TSR_0, TSR_1, TSR_2, TSR_3, TSR_4 Bit: 7 TCFD 6 - 5 TCFU 4 TCFV 3 TGFD 2 TGFC 1 TGFB 0 TGFA Initial value: R/W: 1 R 1 R 0 0 0 0 0 0 R/(W)*1 R/(W)*1 R/(W)*1 R/(W)*1 R/(W)*1 R/(W)*1 Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Bit 7 Bit Name TCFD Initial Value 1 R/W R Description Count Direction Flag Status flag that shows the direction in which TCNT counts in channels 1 to 4. In channel 0, bit 7 is reserved. It is always read as 1 and the write value should always be 1. 0: TCNT counts down 1: TCNT counts up 6 1 R Reserved This bit is always read as 1. The write value should always be 1. 5 TCFU 0 R/(W)*1 Underflow Flag Status flag that indicates that TCNT underflow has occurred when channels 1 and 2 are set to phase counting mode. Only 0 can be written, for flag clearing. In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0. [Setting condition] * When the TCNT value underflows (changes from H'0000 to H'FFFF) When 0 is written to TCFU after reading TCFU = 1*2 [Clearing condition] * Rev. 2.00 Sep. 10, 2008 Page 282 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 4 Bit Name TCFV Initial Value 0 R/W 1 Description www..com R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. Only 0 can be written, for flag clearing. [Setting condition] * When the TCNT value overflows (changes from H'FFFF to H'0000) In channel 4, when the TCNT_4 value underflows (changes from H'0001 to H'0000) in complementary PWM mode, this flag is also set. When 0 is written to TCFV after reading TCFV = 1* In channel 4, when DTC is activated by TCIV interrupt and the DISEL bit of MRB in DTC is 0, this flag is also cleared. 2 [Clearing condition] * 3 TGFD 0 R/(W)*1 Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0. [Setting conditions] * * When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register When DTC is activated by TGID interrupt and the DISEL bit of MRB in DTC is 0 When 0 is written to TGFD after reading TGFD = 1* 2 [Clearing conditions] * * Rev. 2.00 Sep. 10, 2008 Page 283 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 2 Bit Name TGFC Initial Value 0 R/W 1 Description www..com R/(W)* Input Capture/Output Compare Flag C Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. [Setting conditions] * * When TCNT = TGRC and TGRC is functioning as output compare register When TCNT value is transferred to TGRC by input capture signal and TGRC is functioning as input capture register When DTC is activated by TGIC interrupt and the DISEL bit of MRB in DTC is 0 When 0 is written to TGFC after reading TGFC = 1* 2 [Clearing conditions] * * 1 TGFB 0 R/(W)*1 Input Capture/Output Compare Flag B Status flag that indicates the occurrence of TGRB input capture or compare match. Only 0 can be written, for flag clearing. [Setting conditions] * * When TCNT = TGRB and TGRB is functioning as output compare register When TCNT value is transferred to TGRB by input capture signal and TGRB is functioning as input capture register When DTC is activated by TGIB interrupt and the DISEL bit of MRB in DTC is 0 When 0 is written to TGFB after reading TGFB = 1* 2 [Clearing conditions] * * Rev. 2.00 Sep. 10, 2008 Page 284 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 0 Bit Name TGFA Initial Value 0 R/W R/(W)* 1 Description www..com Input Capture/Output Compare Flag A Status flag that indicates the occurrence of TGRA input capture or compare match. Only 0 can be written, for flag clearing. [Setting conditions] * * When TCNT = TGRA and TGRA is functioning as output compare register When TCNT value is transferred to TGRA by input capture signal and TGRA is functioning as input capture register When DTC is activated by TGIA interrupt and the DISEL bit of MRB in DTC is 0 When 0 is written to TGFA after reading TGFA = 1* 2 [Clearing conditions] * * Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. If another flag setting condition occurs before writing 0 to the bit after reading it as 1, the flag will not be cleared by writing 0 to it once. In this case, read the bit as 1 again and write 0 to it. Rev. 2.00 Sep. 10, 2008 Page 285 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) * TSR2_0 Bit: 7 - 6 - 5 - 4 - 3 - 2 - 0 1 www..com TGFF TGFE Initial value: R/W: 1 R 1 R 0 R 0 R 0 R 0 R 0 0 R/(W)*1 R/(W)*1 Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Bit 7, 6 Bit Name Initial Value All 1 R/W R Description Reserved These bits are always read as 1. The write value should always be 1. 5 to 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 TGFF 0 R/(W)*1 Compare Match Flag F Status flag that indicates the occurrence of compare match between TCNT_0 and TGRF_0. [Setting condition] * When TCNT_0 = TGRF_0 and TGRF_0 is functioning as compare register When 0 is written to TGFF after reading TGFF = 1* 2 [Clearing condition] * 0 TGFE 0 R/(W)*1 Compare Match Flag E Status flag that indicates the occurrence of compare match between TCNT_0 and TGRE_0. [Setting condition] * When TCNT_0 = TGRE_0 and TGRE_0 is functioning as compare register When 0 is written to TGFE after reading TGFE = 1* 2 [Clearing condition] * Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. If another flag setting condition occurs before writing 0 to the bit after reading it as 1, the flag will not be cleared by writing 0 to it once. In this case, read the bit as 1 again and write 0 to it. Rev. 2.00 Sep. 10, 2008 Page 286 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) * TSR_5 Bit: 7 - 6 - 5 - 4 - 3 - 2 0 1 www..com CMFU5 CMFV5 CMFW5 Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 0 0 R/(W)*1 R/(W)*1 R/(W)*1 Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Bit 7 to 3 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 2 CMFU5 0 R/(W)*1 Compare Match/Input Capture Flag U5 Status flag that indicates the occurrence of TGRU_5 input capture or compare match. [Setting conditions] * * When TCNTU_5 = TGRU_5 and TGRU_5 is functioning as output compare register When TCNTU_5 value is transferred to TGRU_5 by input capture signal and TGRU_5 is functioning as input capture register When TCNTU_5 value is transferred to TGRU_5 and TGRU_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O control 2 register U_5 (TIORU_5)* When DTC is activated by a TGIU_5 interrupt and the DISEL bit of MRB in DTC is 0 When 0 is written to CMFU5 after reading CMFU5 = 1 * [Clearing conditions] * * Rev. 2.00 Sep. 10, 2008 Page 287 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 1 Bit Name CMFV5 Initial Value 0 R/W 1 Description www..com R/(W)* Compare Match/Input Capture Flag V5 Status flag that indicates the occurrence of TGRV_5 input capture or compare match. [Setting conditions] * * When TCNTV_5 = TGRV_5 and TGRV_5 is functioning as output compare register When TCNTV_5 value is transferred to TGRV_5 by input capture signal and TGRV_5 is functioning as input capture register When TCNTV_5 value is transferred to TGRV_5 and TGRV_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O control 2 register V_5 (TIORV_5)* When DTC is activated by a TGIV_5 interrupt and the DISEL bit of MRB in DTC is 0 When 0 is written to CMFV5 after reading CMFV5 = 1 * [Clearing conditions] * * Rev. 2.00 Sep. 10, 2008 Page 288 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 0 Bit Name CMFW5 Initial Value 0 R/W 1 Description www..com R/(W)* Compare Match/Input Capture Flag W5 Status flag that indicates the occurrence of TGRW_5 input capture or compare match. [Setting conditions] * * When TCNTW_5 = TGRW_5 and TGRW_5 is functioning as output compare register When TCNTW_5 value is transferred to TGRW_5 by input capture signal and TGRW_5 is functioning as input capture register When TCNTW_5 value is transferred to TGRW_5 and TGRW_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O 2 control register W_5 (TIORW_5)* When DTC is activated by a TGIW_5 interrupt and the DISEL bit of MRB in DTC is 0 When 0 is written to CMFW5 after reading CMFW5 = 1 * [Clearing conditions] * * Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. The transfer timing is specified by the IOC bit in timer I/O control registers U_5/V_5/W_5 (TIORU_5, TIORV_5, TIORW_5). Rev. 2.00 Sep. 10, 2008 Page 289 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.7 Timer Buffer Operation Transfer Mode Register (TBTM) www..com The TBTM registers are 8-bit readable/writable registers that specify the timing for transferring data from the buffer register to the timer general register in PWM mode. The MTU2 has three TBTM registers, one each for channels 0, 3, and 4. Bit: 7 - 6 - 5 - 4 - 3 - 2 TTSE 1 TTSB 0 TTSA Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W Bit 7 to 3 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 2 TTSE 0 R/W Timing Select E Specifies the timing for transferring data from TGRF_0 to TGRE_0 when they are used together for buffer operation. In channels 3 and 4, bit 2 is reserved. It is always read as 0 and the write value should always be 0. When using channel 0 in other than PWM mode, do not set this bit to 1. 0: When compare match E occurs in channel 0 1: When TCNT_0 is cleared 1 TTSB 0 R/W Timing Select B Specifies the timing for transferring data from TGRD to TGRB in each channel when they are used together for buffer operation. When using a channel in other than PWM mode, do not set this bit to1. 0: When compare match B occurs in each channel 1: When TCNT is cleared in each channel Rev. 2.00 Sep. 10, 2008 Page 290 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 0 Bit Name TTSA Initial Value 0 R/W R/W Description Timing Select A www..com Specifies the timing for transferring data from TGRC to TGRA in each channel when they are used together for buffer operation. When using a channel in other than PWM mode, do not set this bit to 1. 0: When compare match A occurs in each channel 1: When TCNT is cleared in each channel 10.3.8 Timer Input Capture Control Register (TICCR) TICCR is an 8-bit readable/writable register that specifies input capture conditions when TCNT_1 and TCNT_2 are cascaded. The MTU2 has one TICCR in channel 1. Bit: 7 - 6 - 5 - 4 - 3 I2BE 2 I2AE 1 I1BE 0 I1AE Initial value: R/W: 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 to 4 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 3 I2BE 0 R/W Input Capture Enable Specifies whether to include the TIOC2B pin in the TGRB_1 input capture conditions. 0: Does not include the TIOC2B pin in the TGRB_1 input capture conditions 1: Includes the TIOC2B pin in the TGRB_1 input capture conditions Rev. 2.00 Sep. 10, 2008 Page 291 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 2 Bit Name I2AE Initial Value 0 R/W R/W Description Input Capture Enable www..com Specifies whether to include the TIOC2A pin in the TGRA_1 input capture conditions. 0: Does not include the TIOC2A pin in the TGRA_1 input capture conditions 1: Includes the TIOC2A pin in the TGRA_1 input capture conditions 1 I1BE 0 R/W Input Capture Enable Specifies whether to include the TIOC1B pin in the TGRB_2 input capture conditions. 0: Does not include the TIOC1B pin in the TGRB_2 input capture conditions 1: Includes the TIOC1B pin in the TGRB_2 input capture conditions 0 I1AE 0 R/W Input Capture Enable Specifies whether to include the TIOC1A pin in the TGRA_2 input capture conditions. 0: Does not include the TIOC1A pin in the TGRA_2 input capture conditions 1: Includes the TIOC1A pin in the TGRA_2 input capture conditions Rev. 2.00 Sep. 10, 2008 Page 292 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.9 Timer Synchronous Clear Register (TSYCR) www..com TSYCR is an 8-bit readable/writable register that specifies conditions for clearing TCNT_3 and TCNT_4 in the MTU2S in synchronization with the MTU2. The MTU2S has one TSYCR in channel 3 but the MTU2 has no TSYCR. Bit: 7 CE0A 6 CE0B 5 CE0C 4 CE0D 3 CE1A 2 CE1B 1 CE2A 0 CE2B Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name CE0A Initial Value 0 R/W R/W Description Clear Enable 0A Enables or disables counter clearing when the TGFA flag of TSR_0 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_0 1: Enables counter clearing by the TGFA flag in TSR_0 6 CE0B 0 R/W Clear Enable 0B Enables or disables counter clearing when the TGFB flag of TSR_0 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_0 1: Enables counter clearing by the TGFB flag in TSR_0 5 CE0C 0 R/W Clear Enable 0C Enables or disables counter clearing when the TGFC flag of TSR_0 in the MTU2 is set. 0: Disables counter clearing by the TGFC flag in TSR_0 1: Enables counter clearing by the TGFC flag in TSR_0 4 CE0D 0 R/W Clear Enable 0D Enables or disables counter clearing when the TGFD flag of TSR_0 in the MTU2 is set. 0: Disables counter clearing by the TGFD flag in TSR_0 1: Enables counter clearing by the TGFD flag in TSR_0 Rev. 2.00 Sep. 10, 2008 Page 293 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 3 Bit Name CE1A Initial Value 0 R/W R/W Description Clear Enable 1A www..com Enables or disables counter clearing when the TGFA flag of TSR_1 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_1 1: Enables counter clearing by the TGFA flag in TSR_1 2 CE1B 0 R/W Clear Enable 1B Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_1 1: Enables counter clearing by the TGFB flag in TSR_1 1 CE2A 0 R/W Clear Enable 2A Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 0 CE2B 0 R/W Clear Enable 2B Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_2 1: Enables counter clearing by the TGFB flag in TSR_2 Rev. 2.00 Sep. 10, 2008 Page 294 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.10 Timer A/D Converter Start Request Control Register (TADCR) www..com TADCR is a 16-bit readable/writable register that enables or disables A/D converter start requests and specifies whether to link A/D converter start requests with interrupt skipping operation. The MTU2 has one TADCR in channel 4. Bit: 15 14 13 - 12 - 11 - 10 - 9 - 8 - 7 6 5 4 3 2 1 0 BF[1:0] UT4AE DT4AE UT4BE DT4BE ITA3AE ITA4VE ITB3AE ITB4VE Initial value: 0 R/W: R/W 0 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0* R/W 0 R/W 0* R/W 0* R/W 0* R/W 0* R/W 0* R/W Note: * Do not set to 1 when complementary PWM mode is not selected. Bit 15, 14 Bit Name BF[1:0] Initial Value 00 R/W R/W Description TADCOBRA_4/TADCOBRB_4 Transfer Timing Select Select the timing for transferring data from TADCOBRA_4 and TADCOBRB_4 to TADCORA_4 and TADCORB_4. For details, see table 10.29. 13 to 8 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 7 UT4AE 0 R/W Up-Count TRG4AN Enable Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 up-count operation. 0: A/D converter start requests (TRG4AN) disabled during TCNT_4 up-count operation 1: A/D converter start requests (TRG4AN) enabled during TCNT_4 up-count operation 6 DT4AE 0* R/W Down-Count TRG4AN Enable Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 down-count operation. 0: A/D converter start requests (TRG4AN) disabled during TCNT_4 down-count operation 1: A/D converter start requests (TRG4AN) enabled during TCNT_4 down-count operation Rev. 2.00 Sep. 10, 2008 Page 295 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 5 Bit Name UT4BE Initial Value 0 R/W R/W Description www..com Up-Count TRG4BN Enable Enables or disables A/D converter start requests (TRG4BN) during TCNT_4 up-count operation. 0: A/D converter start requests (TRG4BN) disabled during TCNT_4 up-count operation 1: A/D converter start requests (TRG4BN) enabled during TCNT_4 up-count operation 4 DT4BE 0* R/W Down-Count TRG4BN Enable Enables or disables A/D converter start requests (TRG4BN) during TCNT_4 down-count operation. 0: A/D converter start requests (TRG4BN) disabled during TCNT_4 down-count operation 1: A/D converter start requests (TRG4BN) enabled during TCNT_4 down-count operation 3 ITA3AE 0* R/W TGIA_3 Interrupt Skipping Link Enable Select whether to link A/D converter start requests (TRG4AN) with TGIA_3 interrupt skipping operation. 0: Does not link with TGIA_3 interrupt skipping 1: Links with TGIA_3 interrupt skipping 2 ITA4VE 0* R/W TCIV_4 Interrupt Skipping Link Enable Select whether to link A/D converter start requests (TRG4AN) with TCIV_4 interrupt skipping operation. 0: Does not link with TCIV_4 interrupt skipping 1: Links with TCIV_4 interrupt skipping 1 ITB3AE 0* R/W TGIA_3 Interrupt Skipping Link Enable Select whether to link A/D converter start requests (TRG4BN) with TGIA_3 interrupt skipping operation. 0: Does not link with TGIA_3 interrupt skipping 1: Links with TGIA_3 interrupt skipping Rev. 2.00 Sep. 10, 2008 Page 296 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 0 Bit Name ITB4VE Initial Value 0* R/W R/W Description www..com TCIV_4 Interrupt Skipping Link Enable Select whether to link A/D converter start requests (TRG4BN) with TCIV_4 interrupt skipping operation. 0: Does not link with TCIV_4 interrupt skipping 1: Links with TCIV_4 interrupt skipping Notes: 1. TADCR must not be accessed in eight bits; it should always be accessed in 16 bits. 2. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), do not link A/D converter start requests with interrupt skipping operation (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0). 3. If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D converter start requests will not be issued. * Do not set to 1 when complementary PWM mode is not selected. Table 10.29 Setting of Transfer Timing by BF1 and BF0 Bits Bit 7 BF1 0 0 1 1 Bit 6 BF0 0 1 0 1 Description Does not transfer data from the cycle set buffer register to the cycle set register. Transfers data from the cycle set buffer register to the cycle set register at the crest of the TCNT_4 count.*1 Transfers data from the cycle set buffer register to the cycle set register at the trough of the TCNT_4 count.*2 Transfers data from the cycle set buffer register to the cycle set register at the crest and trough of the TCNT_4 count.*2 Notes: 1. Data is transferred from the cycle set buffer register to the cycle set register when the crest of the TCNT_4 count is reached in complementary PWM mode, when compare match occurs between TCNT_3 and TGRA_3 in reset-synchronized PWM mode, or when compare match occurs between TCNT_4 and TGRA_4 in PWM mode 1 or normal operation mode. 2. These settings are prohibited when complementary PWM mode is not selected. Rev. 2.00 Sep. 10, 2008 Page 297 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.11 Timer A/D Converter Start Request Cycle Set Registers (TADCORA_4 and www..com TADCORB_4) TADCORA_4 and TADCORB_4 are 16-bit readable/writable registers. When the TCNT_4 count reaches the value in TADCORA_4 or TADCORB_4, a corresponding A/D converter start request will be issued. TADCORA_4 and TADCORB_4 are initialized to H'FFFF. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W Note: 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W TADCORA_4 and TADCORB_4 must not be accessed in eight bits; they should always be accessed in 16 bits. 10.3.12 Timer A/D Converter Start Request Cycle Set Buffer Registers (TADCOBRA_4 and TADCOBRB_4) TADCOBRA_4 and TADCOBRB_4 are 16-bit readable/writable registers. When the crest or trough of the TCNT_4 count is reached, these register values are transferred to TADCORA_4 and TADCORB_4, respectively. TADCOBRA_4 and TADCOBRB_4 are initialized to H'FFFF. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W Note: 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W TADCOBRA_4 and TADCOBRB_4 must not be accessed in eight bits; they should always be accessed in 16 bits. Rev. 2.00 Sep. 10, 2008 Page 298 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.13 Timer Counter (TCNT) The TCNT counters are 16-bit readable/writable counters. The MTU2 has eight TCNT counters, one each for channels 0 to 4 and three (TCNTU_5, TCNTV_5, and TCNTW_5) for channel 5. The TCNT counters are initialized to H'0000 by a reset. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 www..com Initial value: 0 R/W: R/W Note: 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W The TCNT counters must not be accessed in eight bits; they should always be accessed in 16 bits. 10.3.14 Timer General Register (TGR) The TGR registers are 16-bit readable/writable registers. The MTU2 has 21 TGR registers, six for channel 0, two each for channels 1 and 2, four each for channels 3 and 4, and three for channel 5. TGRA, TGRB, TGRC, and TGRD function as either output compare or input capture registers. TGRC and TGRD for channels 0, 3, and 4 can also be designated for operation as buffer registers. TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD. TGRE_0 and TGRF_0 function as compare registers. When the TCNT_0 count matches the TGRE_0 value, an A/D converter start request can be issued. TGRF can also be designated for operation as a buffer register. TGR buffer register combination is TGRE and TGRF. TGRU_5, TGRV_5, and TGRW_5 function as compare match, input capture, or external pulse width measurement registers. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W Note: 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W The TGR registers must not be accessed in eight bits; they should always be accessed in 16 bits. TGR registers are initialized to H'FFFF. Rev. 2.00 Sep. 10, 2008 Page 299 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.15 Timer Start Register (TSTR) TSTR is an 8-bit readable/writable register that selects operation/stoppage of TCNT for channels 0 to 4. TSTR_5 is an 8-bit readable/writable register that selects operation/stoppage of TCNTU_5, TCNTV_5, and TCNTW_5 for channel 5. When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter. * TSTR Bit: 7 CST4 www..com 6 CST3 5 - 4 - 3 - 2 CST2 1 CST1 0 CST0 Initial value: 0 R/W: R/W 0 R/W 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W Bit 7 6 Bit Name CST4 CST3 Initial Value 0 0 R/W R/W R/W Description Counter Start 4 and 3 These bits select operation or stoppage for TCNT. If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value. 0: TCNT_4 and TCNT_3 count operation is stopped 1: TCNT_4 and TCNT_3 performs count operation 5 to 3 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 300 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 2 1 0 Bit Name CST2 CST1 CST0 Initial Value 0 0 0 R/W R/W R/W R/W Description Counter Start 2 to 0 www..com These bits select operation or stoppage for TCNT. If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value. 0: TCNT_2 to TCNT_0 count operation is stopped 1: TCNT_2 to TCNT_0 performs count operation * TSTR_5 Bit : 7 - 6 - 5 - 4 - 3 - 2 1 0 CSTU5 CSTV5 CSTW5 Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W Bit 7 to 3 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 2 CSTU5 0 R/W Counter Start U5 Selects operation or stoppage for TCNTU_5. 0: TCNTU_5 count operation is stopped 1: TCNTU_5 performs count operation 1 CSTV5 0 R/W Counter Start V5 Selects operation or stoppage for TCNTV_5. 0: TCNTV_5 count operation is stopped 1: TCNTV_5 performs count operation 0 CSTW5 0 R/W Counter Start W5 Selects operation or stoppage for TCNTW_5. 0: TCNTW_5 count operation is stopped 1: TCNTW_5 performs count operation Rev. 2.00 Sep. 10, 2008 Page 301 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.16 Timer Synchronous Register (TSYR) TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1. Bit: 7 6 5 - www..com 4 - 3 - 2 1 0 SYNC4 SYNC3 SYNC2 SYNC1 SYNC0 Initial value: 0 R/W: R/W 0 R/W 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W Bit 7 6 Bit Name SYNC4 SYNC3 Initial Value 0 0 R/W R/W R/W Description Timer Synchronous operation 4 and 3 These bits are used to select whether operation is independent of or synchronized with other channels. When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible. To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR. 0: TCNT_4 and TCNT_3 operate independently (TCNT presetting/clearing is unrelated to other channels) 1: TCNT_4 and TCNT_3 performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible 5 to 3 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 302 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 2 1 0 Bit Name SYNC2 SYNC1 SYNC0 Initial Value 0 0 0 R/W R/W R/W R/W Description www..com Timer Synchronous operation 2 to 0 These bits are used to select whether operation is independent of or synchronized with other channels. When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible. To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR. 0: TCNT_2 to TCNT_0 operates independently (TCNT presetting /clearing is unrelated to other channels) 1: TCNT_2 to TCNT_0 performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible Rev. 2.00 Sep. 10, 2008 Page 303 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.17 Timer Counter Synchronous Start Register (TCSYSTR) www..com TCSYSTR is an 8-bit readable/writable register that specifies synchronous start of the MTU2 and MTU2S counters. Note that the MTU2S does not have TCSYSTR. Bit: 7 SCH0 6 SCH1 5 SCH2 4 SCH3 3 SCH4 2 - 1 0 SCH3S SCH4S Initial value: 0 0 0 0 0 R/W: R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* Note: * Only 1 can be written to set the register. 0 R 0 0 R/(W)* R/(W)* Bit 7 Bit Name SCH0 Initial Value 0 R/W Description R/(W)* Synchronous Start Controls synchronous start of TCNT_0 in the MTU2. 0: Does not specify synchronous start for TCNT_0 in the MTU2 1: Specifies synchronous start for TCNT_0 in the MTU2 [Clearing condition] * When 1 is set to the CST0 bit of TSTR in MTU2 while SCH0 = 1 6 SCH1 0 R/(W)* Synchronous Start Controls synchronous start of TCNT_1 in the MTU2. 0: Does not specify synchronous start for TCNT_1 in the MTU2 1: Specifies synchronous start for TCNT_1 in the MTU2 [Clearing condition] * When 1 is set to the CST1 bit of TSTR in MTU2 while SCH1 = 1 Rev. 2.00 Sep. 10, 2008 Page 304 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 5 Bit Name SCH2 Initial Value 0 R/W Description www..com R/(W)* Synchronous Start Controls synchronous start of TCNT_2 in the MTU2. 0: Does not specify synchronous start for TCNT_2 in the MTU2 1: Specifies synchronous start for TCNT_2 in the MTU2 [Clearing condition] * When 1 is set to the CST2 bit of TSTR in MTU2 while SCH2 = 1 4 SCH3 0 R/(W)* Synchronous Start Controls synchronous start of TCNT_3 in the MTU2. 0: Does not specify synchronous start for TCNT_3 in the MTU2 1: Specifies synchronous start for TCNT_3 in the MTU2 [Clearing condition] * When 1 is set to the CST3 bit of TSTR in MTU2 while SCH3 = 1 3 SCH4 0 R/(W)* Synchronous Start Controls synchronous start of TCNT_4 in the MTU2. 0: Does not specify synchronous start for TCNT_4 in the MTU2 1: Specifies synchronous start for TCNT_4 in the MTU2 [Clearing condition] * When 1 is set to the CST4 bit of TSTR in MTU2 while SCH4 = 1 2 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 305 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 1 Bit Name SCH3S Initial Value 0 R/W Description www..com R/(W)* Synchronous Start Controls synchronous start of TCNT_3S in the MTU2S. 0: Does not specify synchronous start for TCNT_3S in the MTU2S 1: Specifies synchronous start for TCNT_3S in the MTU2S [Clearing condition] * When 1 is set to the CST3 bit of TSTRS in MTU2S while SCH3S = 1 0 SCH4S 0 R/(W)* Synchronous Start Controls synchronous start of TCNT_4S in the MTU2S. 0: Does not specify synchronous start for TCNT_4S in the MTU2S 1: Specifies synchronous start for TCNT_4S in the MTU2S [Clearing condition] * When 1 is set to the CST4 bit of TSTRS in MTU2S while SCH4S = 1 Note: * Only 1 can be written to set the register. Rev. 2.00 Sep. 10, 2008 Page 306 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.18 Timer Read/Write Enable Register (TRWER) www..com TRWER is an 8-bit readable/writable register that enables or disables access to the registers and counters which have write-protection capability against accidental modification in channels 3 and 4. Bit: 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 RWE Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 1 R/W Bit 7 to 1 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 0 RWE 1 R/W Read/Write Enable Enables or disables access to the registers which have write-protection capability against accidental modification. 0: Disables read/write access to the registers 1: Enables read/write access to the registers [Clearing condition] * When 0 is written to the RWE bit after reading RWE = 1 * Registers and counters having write-protection capability against accidental modification 22 registers: TCR_3, TCR_4, TMDR_3, TMDR_4, TIORH_3, TIORH_4, TIORL_3, TIORL_4, TIER_3, TIER_4, TGRA_3, TGRA_4, TGRB_3, TGRB_4, TOER, TOCR1, TOCR2, TGCR, TCDR, TDDR, TCNT_3, and TCNT4. Rev. 2.00 Sep. 10, 2008 Page 307 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.19 Timer Output Master Enable Register (TOER) TOER is an 8-bit readable/writable register that enables/disables output settings for output pins TIOC4D, TIOC4C, TIOC3D, TIOC4B, TIOC4A, and TIOC3B. These pins do not output correctly if the TOER bits have not been set. Set TOER of CH3 and CH4 prior to setting TIOR of CH3 and CH4. Bit: 7 - www..com 6 - 5 OE4D 4 OE4C 3 OE3D 2 OE4B 1 OE4A 0 OE3B Initial value: R/W: 1 R 1 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7, 6 Bit Name Initial Value All 1 R/W R Description Reserved These bits are always read as 1. The write value should always be 1. 5 OE4D 0 R/W Master Enable TIOC4D This bit enables/disables the TIOC4D pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled 4 OE4C 0 R/W Master Enable TIOC4C This bit enables/disables the TIOC4C pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled 3 OE3D 0 R/W Master Enable TIOC3D This bit enables/disables the TIOC3D pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled 2 OE4B 0 R/W Master Enable TIOC4B This bit enables/disables the TIOC4B pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled 1 OE4A 0 R/W Master Enable TIOC4A This bit enables/disables the TIOC4A pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled Rev. 2.00 Sep. 10, 2008 Page 308 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 0 Bit Name OE3B Initial Value 0 R/W R/W Description Master Enable TIOC3B www..com This bit enables/disables the TIOC3B pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled Note: * The inactive level is determined by the settings in timer output control registers 1 and 2 (TOCR1 and TOCR2). For details, refer to section 10.3.20, Timer Output Control Register 1 (TOCR1), and section 10.3.21, Timer Output Control Register 2 (TOCR2). Set these bits to 1 to enable MTU2 output in other than complementary PWM or resetsynchronized PWM mode. When these bits are set to 0, low level is output. 10.3.20 Timer Output Control Register 1 (TOCR1) TOCR1 is an 8-bit readable/writable register that enables/disables PWM synchronized toggle output in complementary PWM mode/reset synchronized PWM mode, and controls output level inversion of PWM output. Bit: 7 - 6 PSYE 5 - 4 - 3 TOCL 2 TOCS 1 OLSN 0 OLSP Initial value: R/W: 0 R 0 R/W 0 R 0 R 0 0 R/(W)* R/W 0 R/W 0 R/W Note: * This bit can be set to 1 only once after a power-on reset. After 1 is written, 0 cannot be written to the bit. Bit 7 Bit Name Initial value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 6 PSYE 0 R/W PWM Synchronous Output Enable This bit selects the enable/disable of toggle output synchronized with the PWM period. 0: Toggle output is disabled 1: Toggle output is enabled 5, 4 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 309 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 3 Bit Name TOCL Initial Value 0 R/W Description www..com 1 R/(W)* TOC Register Write Protection* This bit selects the enable/disable of write access to the TOCS, OLSN, and OLSP bits in TOCR1. 0: Write access to the TOCS, OLSN, and OLSP bits is enabled 1: Write access to the TOCS, OLSN, and OLSP bits is disabled 2 TOCS 0 R/W TOC Select This bit selects either the TOCR1 or TOCR2 setting to be used for the output level in complementary PWM mode and reset-synchronized PWM mode. 0: TOCR1 setting is selected 1: TOCR2 setting is selected 1 OLSN 0 R/W Output Level Select N*2 This bit selects the reverse phase output level in resetsynchronized PWM mode/complementary PWM mode. See table 10.30. 0 OLSP 0 R/W Output Level Select P*2 This bit selects the positive phase output level in resetsynchronized PWM mode/complementary PWM mode. See table 10.31. Notes: 1. Setting the TOCL bit to 1 prevents accidental modification when the CPU goes out of control. 2. Clearing the TOCS0 bit to 0 makes this bit setting valid. Table 10.30 Output Level Select Function Bit 1 Function Compare Match Output OLSN 0 1 Initial Output High level Low level Active Level Low level High level Up Count High level Low level Down Count Low level High level Note: The reverse phase waveform initial output value changes to active level after elapse of the dead time after count start. Rev. 2.00 Sep. 10, 2008 Page 310 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.31 Output Level Select Function Bit 0 Function www..com Compare Match Output OLSP 0 1 Initial Output High level Low level Active Level Low level High level Up Count Low level High level Down Count High level Low level Figure 10.2 shows an example of complementary PWM mode output (1 phase) when OLSN = 1, OLSP = 1. TCNT_3 and TCNT_4 values TGRA_3 TCNT_3 TCNT_4 TGRA_4 TDDR H'0000 Initial output Initial output Active level Compare match output (up count) Active level Compare match output (down count) Compare match output (down count) Compare match output (up count) Active level Time Positive phase output Reverse phase output Figure 10.2 Complementary PWM Mode Output Level Example Rev. 2.00 Sep. 10, 2008 Page 311 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.21 Timer Output Control Register 2 (TOCR2) www..com TOCR2 is an 8-bit readable/writable register that controls output level inversion of PWM output in complementary PWM mode and reset-synchronized PWM mode. Bit: 7 6 BF[1:0] 5 4 3 2 1 0 OLS3N OLS3P OLS2N OLS2P OLS1N OLS1P Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7, 6 Bit Name BF[1:0] Initial value 00 R/W R/W Description TOLBR Buffer Transfer Timing Select These bits select the timing for transferring data from TOLBR to TOCR2. For details, see table 10.32. 5 OLS3N 0 R/W Output Level Select 3N* This bit selects the output level on TIOC4D in resetsynchronized PWM mode/complementary PWM mode. See table 10.33. 4 OLS3P 0 R/W Output Level Select 3P* This bit selects the output level on TIOC4B in resetsynchronized PWM mode/complementary PWM mode. See table 10.34. 3 OLS2N 0 R/W Output Level Select 2N* This bit selects the output level on TIOC4C in resetsynchronized PWM mode/complementary PWM mode. See table 10.35. 2 OLS2P 0 R/W Output Level Select 2P* This bit selects the output level on TIOC4A in resetsynchronized PWM mode/complementary PWM mode. See table 10.36. 1 OLS1N 0 R/W Output Level Select 1N* This bit selects the output level on TIOC3D in resetsynchronized PWM mode/complementary PWM mode. See table 10.37. Rev. 2.00 Sep. 10, 2008 Page 312 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 0 Bit Name OLS1P Initial value 0 R/W R/W Description Output Level Select 1P* www..com This bit selects the output level on TIOC3B in resetsynchronized PWM mode/complementary PWM mode. See table 10.38. Note: * Setting the TOCS bit in TOCR1 to 1 makes this bit setting valid. Table 10.32 Setting of Bits BF1 and BF0 Bit 7 BF1 0 0 Bit 6 BF0 0 1 Complementary PWM Mode Description Reset-Synchronized PWM Mode Does not transfer data from the Does not transfer data from the buffer register (TOLBR) to TOCR2. buffer register (TOLBR) to TOCR2. Transfers data from the buffer register (TOLBR) to TOCR2 at the crest of the TCNT_4 count. Transfers data from the buffer register (TOLBR) to TOCR2 at the trough of the TCNT_4 count. Transfers data from the buffer register (TOLBR) to TOCR2 at the crest and trough of the TCNT_4 count. Transfers data from the buffer register (TOLBR) to TOCR2 when TCNT_3/TCNT_4 is cleared Setting prohibited 1 0 1 1 Setting prohibited Table 10.33 TIOC4D Output Level Select Function Bit 5 Function Compare Match Output OLS3N 0 1 Initial Output High level Low level Active Level Low level High level Up Count High level Low level Down Count Low level High level Note: The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start. Rev. 2.00 Sep. 10, 2008 Page 313 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.34 TIOC4B Output Level Select Function Bit 4 Function www..com Compare Match Output OLS3P 0 1 Initial Output High level Low level Active Level Low level High level Up Count Low level High level Down Count High level Low level Table 10.35 TIOC4C Output Level Select Function Bit 3 Function Compare Match Output OLS2N 0 1 Initial Output High level Low level Active Level Low level High level Up Count High level Low level Down Count Low level High level Note: The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start. Table 10.36 TIOC4A Output Level Select Function Bit 2 Function Compare Match Output OLS2P 0 1 Initial Output High level Low level Active Level Low level High level Up Count Low level High level Down Count High level Low level Table 10.37 TIOC3D Output Level Select Function Bit 1 Function Compare Match Output OLS1N 0 1 Initial Output High level Low level Active Level Low level High level Up Count High level Low level Down Count Low level High level Note: The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start. Rev. 2.00 Sep. 10, 2008 Page 314 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.38 TIOC4B Output Level Select Function Bit 0 Function www..com Compare Match Output OLS1P 0 1 Initial Output High level Low level Active Level Low level High level Up Count Low level High level Down Count High level Low level 10.3.22 Timer Output Level Buffer Register (TOLBR) TOLBR is an 8-bit readable/writable register that functions as a buffer for TOCR2 and specifies the PWM output level in complementary PWM mode and reset-synchronized PWM mode. Bit: 7 - 6 - 5 4 3 2 1 0 OLS3N OLS3P OLS2N OLS2P OLS1N OLS1P Initial value: R/W: 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7, 6 Bit Name Initial value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 5 4 3 2 1 0 OLS3N OLS3P OLS2N OLS2P OLS1N OLS1P 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W Specifies the buffer value to be transferred to the OLS3N bit in TOCR2. Specifies the buffer value to be transferred to the OLS3P bit in TOCR2. Specifies the buffer value to be transferred to the OLS2N bit in TOCR2. Specifies the buffer value to be transferred to the OLS2P bit in TOCR2. Specifies the buffer value to be transferred to the OLS1N bit in TOCR2. Specifies the buffer value to be transferred to the OLS1P bit in TOCR2. Rev. 2.00 Sep. 10, 2008 Page 315 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Figure 10.3 shows an example of the PWM output level setting procedure in buffer operation. www..com Set bit TOCS [1] [1] Set bit TOCS in TOCR1 to 1 to enable the TOCR2 setting. [2] Use bits BF1 and BF0 in TOCR2 to select the TOLBR buffer transfer timing. Use bits OLS3N to OLS1N and OLS3P to OLS1P to specify the PWM output levels. Set TOCR2 [2] [3] The TOLBR initial setting must be the same value as specified in bits OLS3N to OLS1N and OLS3P to OLS1P in TOCR2. Set TOLBR [3] Figure 10.3 PWM Output Level Setting Procedure in Buffer Operation 10.3.23 Timer Gate Control Register (TGCR) TGCR is an 8-bit readable/writable register that controls the waveform output necessary for brushless DC motor control in reset-synchronized PWM mode/complementary PWM mode. These register settings are ineffective for anything other than complementary PWM mode/resetsynchronized PWM mode. Bit: 7 - 6 BDC 5 N 4 P 3 FB* 2 WF 1 VF 0 UF Initial value: R/W: 1 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name Initial value 1 R/W R Description Reserved This bit is always read as 1. The write value should always be 1. 6 BDC 0 R/W Brushless DC Motor This bit selects whether to make the functions of this register (TGCR) effective or ineffective. 0: Ordinary output 1: Functions of this register are made effective Rev. 2.00 Sep. 10, 2008 Page 316 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 5 Bit Name N Initial value 0 R/W R/W Description www..com Reverse Phase Output (N) Control This bit selects whether the level output or the resetsynchronized PWM/complementary PWM output while the reverse pins (TIOC3D, TIOC4C, and TIOC4D) are output. 0: Level output 1: Reset synchronized PWM/complementary PWM output 4 P 0 R/W Positive Phase Output (P) Control This bit selects whether the level output or the resetsynchronized PWM/complementary PWM output while the positive pin (TIOC3B, TIOC4A, and TIOC4B) are output. 0: Level output 1: Reset synchronized PWM/complementary PWM output 3 FB* 0 R/W External Feedback Signal Enable This bit selects whether the switching of the output of the positive/reverse phase is carried out automatically with the MTU2/channel 0 TGRA, TGRB, TGRC input capture signals or by writing 0 or 1 to bits 2 to 0 in TGCR. 0: Output switching is external input (Input sources are channel 0 TGRA, TGRB, TGRC input capture signal) 1: Output switching is carried out by software (TGCR's UF, VF, WF settings). 2 1 0 WF VF UF 0 0 0 R/W R/W R/W Output Phase Switch 2 to 0 These bits set the positive phase/negative phase output phase on or off state. The setting of these bits is valid only when the FB bit in this register is set to 1. In this case, the setting of bits 2 to 0 is a substitute for external input. See table 10.39. Note: * When the MTU2S is used to set the BDC bit to 1, do not set the FB bit to 0. Rev. 2.00 Sep. 10, 2008 Page 317 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.39 Output level Select Function Functionwww..com Bit 2 WF 0 Bit 1 VF 0 Bit 0 UF 0 1 1 0 1 1 0 0 1 1 0 1 TIOC3B U Phase OFF ON OFF OFF OFF ON OFF OFF TIOC4A V Phase OFF OFF ON ON OFF OFF OFF OFF TIOC4B TIOC3D TIOC4C V Phase OFF OFF OFF OFF ON ON OFF OFF TIOC4D W Phase OFF ON OFF ON OFF OFF OFF OFF W Phase U Phase OFF OFF OFF OFF ON OFF ON OFF OFF OFF ON OFF OFF OFF ON OFF 10.3.24 Timer Subcounter (TCNTS) TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode. The initial value of TCNTS is H'0000. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 0 R/W: R Note: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units. Rev. 2.00 Sep. 10, 2008 Page 318 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.25 Timer Dead Time Data Register (TDDR) www..com TDDR is a 16-bit register, used only in complementary PWM mode, that specifies the TCNT_3 and TCNT_4 counter offset values. In complementary PWM mode, when the TCNT_3 and TCNT_4 counters are cleared and then restarted, the TDDR register value is loaded into the TCNT_3 counter and the count operation starts. The initial value of TDDR is H'FFFF. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W Note: 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units. 10.3.26 Timer Cycle Data Register (TCDR) TCDR is a 16-bit register used only in complementary PWM mode. Set half the PWM carrier sync value as the TCDR register value. This register is constantly compared with the TCNTS counter in complementary PWM mode, and when a match occurs, the TCNTS counter switches direction (decrement to increment). The initial value of TCDR is H'FFFF. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W Note: 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W Accessing the TCDR in 8-bit units is prohibited. Always access in 16-bit units. Rev. 2.00 Sep. 10, 2008 Page 319 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.27 Timer Cycle Buffer Register (TCBR) www..com TCBR is a 16-bit register used only in complementary PWM mode. It functions as a buffer register for the TCDR register. The TCBR register values are transferred to the TCDR register with the transfer timing set in the TMDR register. The initial value of TCBR is H'FFFF. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W Note: 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W Accessing the TCBR in 8-bit units is prohibited. Always access in 16-bit units. 10.3.28 Timer Interrupt Skipping Set Register (TITCR) TITCR is an 8-bit readable/writable register that enables or disables interrupt skipping and specifies the interrupt skipping count. The MTU2 has one TITCR. Bit: 7 T3AEN 6 5 3ACOR[2:0] 4 3 T4VEN 2 1 4VCOR[2:0] 0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name T3AEN Initial value 0 R/W R/W Description T3AEN Enables or disables TGIA_3 interrupt skipping. 0: TGIA_3 interrupt skipping disabled 1: TGIA_3 interrupt skipping enabled 6 to 4 3ACOR[2:0] 000 R/W These bits specify the TGIA_3 interrupt skipping count within the range from 0 to 7.* For details, see table 10.40. T4VEN Enables or disables TCIV_4 interrupt skipping. 0: TCIV_4 interrupt skipping disabled 1: TCIV_4 interrupt skipping enabled 3 T4VEN 0 R/W Rev. 2.00 Sep. 10, 2008 Page 320 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 2 to 0 Bit Name Initial value R/W R/W Description www..com 4VCOR[2:0] 000 These bits specify the TCIV_4 interrupt skipping count within the range from 0 to 7.* For details, see table 10.41. Note: * When 0 is specified for the interrupt skipping count, no interrupt skipping will be performed. Before changing the interrupt skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter (TITCNT). Table 10.40 Setting of Interrupt Skipping Count by Bits 3ACOR2 to 3ACOR0 Bit 6 3ACOR2 0 0 0 0 1 1 1 1 Bit 5 3ACOR1 0 0 1 1 0 0 1 1 Bit 4 3ACOR0 0 1 0 1 0 1 0 1 Description Does not skip TGIA_3 interrupts. Sets the TGIA_3 interrupt skipping count to 1. Sets the TGIA_3 interrupt skipping count to 2. Sets the TGIA_3 interrupt skipping count to 3. Sets the TGIA_3 interrupt skipping count to 4. Sets the TGIA_3 interrupt skipping count to 5. Sets the TGIA_3 interrupt skipping count to 6. Sets the TGIA_3 interrupt skipping count to 7. Table 10.41 Setting of Interrupt Skipping Count by Bits 4VCOR2 to 4VCOR0 Bit 2 4VCOR2 0 0 0 0 1 1 1 1 Bit 1 4VCOR1 0 0 1 1 0 0 1 1 Bit 0 4VCOR0 0 1 0 1 0 1 0 1 Description Does not skip TCIV_4 interrupts. Sets the TCIV_4 interrupt skipping count to 1. Sets the TCIV_4 interrupt skipping count to 2. Sets the TCIV_4 interrupt skipping count to 3. Sets the TCIV_4 interrupt skipping count to 4. Sets the TCIV_4 interrupt skipping count to 5. Sets the TCIV_4 interrupt skipping count to 6. Sets the TCIV_4 interrupt skipping count to 7. Rev. 2.00 Sep. 10, 2008 Page 321 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.29 Timer Interrupt Skipping Counter (TITCNT) TITCNT is an 8-bit readable/writable counter. The MTU2 has one TITCNT. TITCNT retains its value even after stopping the count operation of TCNT_3 and TCNT_4. Bit: 7 - www..com 6 5 3ACNT[2:0] 4 3 - 2 1 4VCNT[2:0] 0 Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Bit 7 6 to 4 Bit Name Initial Value 0 000 R/W R R Description Reserved This bit is always read as 0. TGIA_3 Interrupt Counter While the T3AEN bit in TITCR is set to 1, the count in these bits is incremented every time a TGIA_3 interrupt occurs. [Clearing conditions] * * * When the 3ACNT2 to 3ACNT0 value in TITCNT matches the 3ACOR2 to 3ACOR0 value in TITCR When the T3AEN bit in TITCR is cleared to 0 When the 3ACOR2 to 3ACOR0 bits in TITCR are cleared to 0 3ACNT[2:0] 3 2 to 0 0 000 R R Reserved This bit is always read as 0. TCIV_4 Interrupt Counter While the T4VEN bit in TITCR is set to 1, the count in these bits is incremented every time a TCIV_4 interrupt occurs. [Clearing conditions] * * * When the 4VCNT2 to 4VCNT0 value in TITCNT matches the 4VCOR2 to 4VCOR2 value in TITCR When the T4VEN bit in TITCR is cleared to 0 When the 4VCOR2 to 4VCOR2 bits in TITCR are cleared to 0 4VCNT[2:0] Note: To clear the TITCNT, clear the T3AEN and T4VEN bits in TITCR to 0. Rev. 2.00 Sep. 10, 2008 Page 322 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.30 Timer Buffer Transfer Set Register (TBTER) TBTER is an 8-bit readable/writable register that enables or disables transfer from the buffer registers* used in complementary PWM mode to the temporary registers and specifies whether to link the transfer with interrupt skipping operation. The MTU2 has one TBTER. Bit: 7 - www..com 6 - 5 - 4 - 3 - 2 - 1 0 BTE[1:0] Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W Bit 7 to 2 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 1, 0 BTE[1:0] 00 R/W These bits enable or disable transfer from the buffer registers* used in complementary PWM mode to the temporary registers and specify whether to link the transfer with interrupt skipping operation. For details, see table 10.42. Note: * Applicable buffer registers: TGRC_3, TGRD_3, TGRC_4, TGRD_4, and TCBR Rev. 2.00 Sep. 10, 2008 Page 323 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.42 Setting of Bits BTE1 and BTE0 Bit 1 BTE1 0 0 1 1 Bit 0 BTE0 0 1 0 1 Description Enables transfer from the buffer registers to the temporary registers*1 and does not link the transfer with interrupt skipping operation. Disables transfer from the buffer registers to the temporary registers. Links transfer from the buffer registers to the temporary registers with interrupt skipping operation.*2 Setting prohibited www..com Notes: 1. Data is transferred according to the MD3 to MD0 bit setting in TMDR. For details, refer to section 10.4.8, Complementary PWM Mode. 2. When interrupt skipping is disabled (the T3AEN and T4VEN bits are cleared to 0 in the timer interrupt skipping set register (TITCR) or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0)), be sure to disable link of buffer transfer with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTER) to 0). If link with interrupt skipping is enabled while interrupt skipping is disabled, buffer transfer will not be performed. Rev. 2.00 Sep. 10, 2008 Page 324 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.31 Timer Dead Time Enable Register (TDER) www..com TDER is an 8-bit readable/writable register that controls dead time generation in complementary PWM mode. The MTU2 has one TDER in channel 3. TDER must be modified only while TCNT stops. Bit: 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 TDER Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 1 R/(W) Bit 7 to 1 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 0 TDER 1 R/(W) Dead Time Enable Specifies whether to generate dead time. 0: Does not generate dead time 1: Generates dead time* [Clearing condition] * When 0 is written to TDER after reading TDER = 1 Note: * TDDR must be set to 1 or a larger value. Rev. 2.00 Sep. 10, 2008 Page 325 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.3.32 Timer Waveform Control Register (TWCR) www..com TWCR is an 8-bit readable/writable register that controls the waveform when synchronous counter clearing occurs in TCNT_3 and TCNT_4 in complementary PWM mode and specifies whether to clear the counters at TGRA_3 compare match. The CCE bit and WRE bit in TWCR must be modified only while TCNT stops. Bit: 7 CCE 6 - 5 - 4 - 3 - 2 - 1 SCC 0 WRE Initial value: 0* R/W: R/(W) 0 R 0 R 0 R 0 R 0 R 0 0 R/(W) R/(W) Note: * Do not set to 1 when complementary PWM mode is not selected. Bit 7 Bit Name CCE Initial Value 0* R/W R/(W) Description Compare Match Clear Enable Specifies whether to clear counters at TGRA_3 compare match in complementary PWM mode. 0: Does not clear counters at TGRA_3 compare match 1: Clears counters at TGRA_3 compare match [Setting condition] * When 1 is written to CCE after reading CCE = 0 6 to 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 326 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 1 Bit Name SCC Initial Value 0 R/W R/(W) Description www..com Synchronous Clearing Control Specifies whether to clear TCNT_3 and TCNT_4 in the MTU2S when synchronous counter clearing between the MTU2 and MTU2S occurs in complementary PWM mode. When using this control, place the MTU2S in complementary PWM mode. When modifying the SCC bit while the counters are operating, do not modify the CCE or WRE bits. Counter clearing synchronized with the MTU2 is disabled by the SCC bit setting only when synchronous clearing occurs outside the Tb interval at the trough. When synchronous clearing occurs in the Tb interval at the trough including the period immediately after TCNT_3 and TCNT_4 start operation, TCNT_3 and TCNT_4 in the MTU2S are cleared. For the Tb interval at the trough in complementary PWM mode, see figure 10.40. In the MTU2, this bit is reserved. It is always read as 0 and the write value should always be 0. 0: Enables clearing of TCNT_3 and TCNT_4 in the MTU2S by MTU2-MTU2S synchronous clearing operation 1: Disables clearing of TCNT_3 and TCNT_4 in the MTU2S by MTU2-MTU2S synchronous clearing operation [Setting condition] * When 1 is written to SCC after reading SCC = 0 Rev. 2.00 Sep. 10, 2008 Page 327 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit 0 Bit Name WRE Initial Value 0 R/W R/(W) Description Waveform Retain Enable www..com Selects the waveform output when synchronous counter clearing occurs in complementary PWM mode. The output waveform is retained only when synchronous clearing occurs within the Tb interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial value specified in TOCR is output regardless of the WRE bit setting. The initial value is also output when synchronous clearing occurs in the Tb interval at the trough immediately after TCNT_3 and TCNT_4 start operation. For the Tb interval at the trough in complementary PWM mode, see figure 10.40. 0: Outputs the initial value specified in TOCR 1: Retains the waveform output immediately before synchronous clearing [Setting condition] * Note: * When 1 is written to WRE after reading WRE = 0 Do not set to 1 when complementary PWM mode is not selected. 10.3.33 Bus Master Interface The timer counters (TCNT), general registers (TGR), timer subcounter (TCNTS), timer cycle buffer register (TCBR), timer dead time data register (TDDR), timer cycle data register (TCDR), timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCOR), and timer A/D converter start request cycle set buffer registers (TADCOBR) are 16-bit registers. A 16-bit data bus to the bus master enables 16-bit read/writes. 8bit read/write is not possible. Always access in 16-bit units. All registers other than the above registers are 8-bit registers. These are connected to the CPU by a 16-bit data bus, so 16-bit read/writes and 8-bit read/writes are both possible. Rev. 2.00 Sep. 10, 2008 Page 328 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4 10.4.1 Operation www..com Basic Functions Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, cycle counting, and external event counting. Each TGR can be used as an input capture register or output compare register. Always select MTU2 external pins set function using the pin function controller (PFC). Counter Operation: When one of bits CST0 to CST4 in TSTR or bits CSTU5, CSTV5, and CSTW5 in TSTR_5 is set to 1, the TCNT counter for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example. 1. Example of Count Operation Setting Procedure Figure 10.4 shows an example of the count operation setting procedure. [1] Select the counter clock with bits TPSC2 to TPSC0 in TCR. At the same time, select the input clock edge with bits CKEG1 and CKEG0 in TCR. Free-running counter [2] For periodic counter operation, select the TGR to be used as the TCNT clearing source with bits CCLR2 to CCLR0 in TCR. [3] Designate the TGR selected in [2] as an output compare register by means of TIOR. [4] Set the periodic counter cycle in the TGR selected in [2]. Start count operation Operation selection Select counter clock [1] Periodic counter Select counter clearing source Select output compare register Set period [2] [3] [4] Start count operation [5] Figure 10.4 Example of Counter Operation Setting Procedure Rev. 2.00 Sep. 10, 2008 Page 329 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 2. Free-Running Count Operation and Periodic Count Operation: Immediately after a reset, the MTU2's TCNT counters are all designated as free-running www..com counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts upcount operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the MTU2 requests an interrupt. After overflow, TCNT starts counting up again from H'0000. Figure 10.5 illustrates free-running counter operation. TCNT value H'FFFF H'0000 Time CST bit TCFV Figure 10.5 Free-Running Counter Operation When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000. If the value of the corresponding TGIE bit in TIER is 1 at this point, the MTU2 requests an interrupt. After a compare match, TCNT starts counting up again from H'0000. Rev. 2.00 Sep. 10, 2008 Page 330 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Figure 10.6 illustrates periodic counter operation. www..com TCNT value TGR Counter cleared by TGR compare match H'0000 Time CST bit Flag cleared by software or DTC activation TGF Figure 10.6 Periodic Counter Operation Waveform Output by Compare Match: The MTU2 can perform 0, 1, or toggle output from the corresponding output pin using compare match. 1. Example of Setting Procedure for Waveform Output by Compare Match Figure 10.7 shows an example of the setting procedure for waveform output by compare match Output selection Select waveform output mode [1] [1] Select initial value 0 output or 1 output, and compare match output value 0 output, 1 output, or toggle output, by means of TIOR. The set initial value is output at the TIOC pin until the first compare match occurs. [2] Set the timing for compare match generation in TGR. Set output timing [2] [3] Set the CST bit in TSTR to 1 to start the count operation. Start count operation [3] Figure 10.7 Example of Setting Procedure for Waveform Output by Compare Match Rev. 2.00 Sep. 10, 2008 Page 331 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 2. Examples of Waveform Output Operation: Figure 10.8 shows an example of 0 output/1 output. www..com In this example TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change. TCNT value H'FFFF TGRA TGRB H'0000 TIOCA TIOCB No change No change Time No change No change 1 output 0 output Figure 10.8 Example of 0 Output/1 Output Operation Figure 10.9 shows an example of toggle output. In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B. TCNT value Counter cleared by TGRB compare match H'FFFF TGRB TGRA H'0000 TIOCB TIOCA Time Toggle output Toggle output Figure 10.9 Example of Toggle Output Operation Rev. 2.00 Sep. 10, 2008 Page 332 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Input Capture Function: The TCNT value can be transferred to TGR on detection of the TIOC pin input edge. www..com Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0 and 1, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source. Note: When another channel's counter input clock is used as the input capture input for channels 0 and 1, MP/1 should not be selected as the counter input clock used for input capture input. Input capture will not be generated if MP/1 is selected. 1. Example of Input Capture Operation Setting Procedure Figure 10.10 shows an example of the input capture operation setting procedure. [1] Designate TGR as an input capture register by means of TIOR, and select rising edge, falling edge, or both edges as the input capture source and input signal edge. [2] Set the CST bit in TSTR to 1 to start the count operation. Input selection Select input capture input [1] Start count [2] Figure 10.10 Example of Input Capture Operation Setting Procedure Rev. 2.00 Sep. 10, 2008 Page 333 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 2. Example of Input Capture Operation: Figure 10.11 shows an example of input capture operation. www..com In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, the falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT. Counter cleared by TIOCB input (falling edge) TCNT value H'0180 H'0160 H'0010 H'0005 H'0000 Time TIOCA TGRA H'0005 H'0160 H'0010 TIOCB TGRB H'0180 Figure 10.11 Example of Input Capture Operation Rev. 2.00 Sep. 10, 2008 Page 334 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.2 Synchronous Operation www..com In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing). Synchronous operation enables TGR to be incremented with respect to a single time base. Channels 0 to 4 can all be designated for synchronous operation. Channel 5 cannot be used for synchronous operation. Example of Synchronous Operation Setting Procedure: Figure 10.12 shows an example of the synchronous operation setting procedure. Synchronous operation selection Set synchronous operation [1] Synchronous presetting Synchronous clearing Set TCNT [2] Clearing source generation channel? Yes Select counter clearing source [3] Set synchronous counter clearing [4] No Start count [5] Start count [5] [1] Set to 1 the SYNC bits in TSYR corresponding to the channels to be designated for synchronous operation. [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters. [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare, etc. [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source. [5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation. Figure 10.12 Example of Synchronous Operation Setting Procedure Rev. 2.00 Sep. 10, 2008 Page 335 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Example of Synchronous Operation: Figure 10.13 shows an example of synchronous operation. In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source. Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB_0 compare match, are performed for channel 0 to 2 TCNT counters, and the data set in TGRB_0 is used as the PWM cycle. For details of PWM modes, see section 10.4.5, PWM Modes. Synchronous clearing by TGRB_0 compare match TCNT_0 to TCNT_2 values TGRB_0 TGRB_1 TGRA_0 TGRB_2 TGRA_1 TGRA_2 H'0000 TIOC0A TIOC1A TIOC2A Time www..com Figure 10.13 Example of Synchronous Operation Rev. 2.00 Sep. 10, 2008 Page 336 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.3 Buffer Operation www..com Buffer operation, provided for channels 0, 3, and 4, enables TGRC and TGRD to be used as buffer registers. In channel 0, TGRF can also be used as a buffer register. Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register. Note: TGRE_0 cannot be designated as an input capture register and can only operate as a compare match register. Table 10.43 shows the register combinations used in buffer operation. Table 10.43 Register Combinations in Buffer Operation Channel 0 Timer General Register TGRA_0 TGRB_0 TGRE_0 3 TGRA_3 TGRB_3 4 TGRA_4 TGRB_4 Buffer Register TGRC_0 TGRD_0 TGRF_0 TGRC_3 TGRD_3 TGRC_4 TGRD_4 * When TGR is an output compare register When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register. This operation is illustrated in figure 10.14. Compare match signal Buffer register Timer general register Comparator TCNT Figure 10.14 Compare Match Buffer Operation Rev. 2.00 Sep. 10, 2008 Page 337 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) * When TGR is an input capture register When input capture occurs, the value in TCNT is transferred to TGR and the value previously www..com held in the timer general register is transferred to the buffer register. This operation is illustrated in figure 10.15. Input capture signal Buffer register Timer general register TCNT Figure 10.15 Input Capture Buffer Operation Example of Buffer Operation Setting Procedure: Figure 10.16 shows an example of the buffer operation setting procedure. [1] Designate TGR as an input capture register or output compare register by means of TIOR. [1] [2] Designate TGR for buffer operation with bits BFA and BFB in TMDR. [3] Set the CST bit in TSTR to 1 start the count operation. Set buffer operation [2] Buffer operation Select TGR function Start count [3] Figure 10.16 Example of Buffer Operation Setting Procedure Rev. 2.00 Sep. 10, 2008 Page 338 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Examples of Buffer Operation: 1. When TGR is an output compare register Figure 10.17 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. In this example, the TTSA bit in TBTM is cleared to 0. As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time that compare match A occurs. For details of PWM modes, see section 10.4.5, PWM Modes. TCNT value TGRB_0 H'0200 H'0520 www..com H'0450 TGRA_0 H'0000 TGRC_0 H'0200 Transfer Time H'0450 H'0520 TGRA_0 H'0200 H'0450 TIOCA Figure 10.17 Example of Buffer Operation (1) 2. When TGR is an input capture register Figure 10.18 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC. Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge. As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC. Rev. 2.00 Sep. 10, 2008 Page 339 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TCNT value H'0F07 www..com H'09FB H'0532 H'0000 Time TIOCA TGRA H'0532 H'0F07 H'09FB TGRC H'0532 H'0F07 Figure 10.18 Example of Buffer Operation (2) Selecting Timing for Transfer from Buffer Registers to Timer General Registers in Buffer Operation: The timing for transfer from buffer registers to timer general registers can be selected in PWM mode 1 or 2 for channel 0 or in PWM mode 1 for channels 3 and 4 by setting the buffer operation transfer mode registers (TBTM_0, TBTM_3, and TBTM_4). Either compare match (initial setting) or TCNT clearing can be selected for the transfer timing. TCNT clearing as transfer timing is one of the following cases. * When TCNT overflows (H'FFFF to H'0000) * When H'0000 is written to TCNT during counting * When TCNT is cleared to H'0000 under the condition specified in the CCLR2 to CCLR0 bits in TCR Note: TBTM must be modified only while TCNT stops. Figure 10.19 shows an operation example in which PWM mode 1 is designated for channel 0 and buffer operation is designated for TGRA_0 and TGRC_0. The settings used in this example are TCNT_0 clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. The TTSA bit in TBTM_0 is set to 1. Rev. 2.00 Sep. 10, 2008 Page 340 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TCNT_0 value TGRB_0 www..com H'0450 H'0520 TGRA_0 H'0200 H'0000 Time TGRC_0 H'0200 H'0450 Transfer H'0520 TGRA_0 H'0200 H'0450 H'0520 TIOCA Figure 10.19 Example of Buffer Operation When TCNT_0 Clearing is Selected for TGRC_0 to TGRA_0 Transfer Timing 10.4.4 Cascaded Operation In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter. This function works by counting the channel 1 counter clock upon overflow/underflow of TCNT_2 as set in bits TPSC0 to TPSC2 in TCR. Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode. Table 10.44 shows the register combinations used in cascaded operation. Note: When phase counting mode is set for channel 1, the counter clock setting is invalid and the counters operates independently in phase counting mode. Table 10.44 Cascaded Combinations Combination Channels 1 and 2 Upper 16 Bits TCNT_1 Lower 16 Bits TCNT_2 For simultaneous input capture of TCNT_1 and TCNT_2 during cascaded operation, additional input capture input pins can be specified by the input capture control register (TICCR). For input capture in cascade connection, refer to section 10.7.22, Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection. Rev. 2.00 Sep. 10, 2008 Page 341 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.45 shows the TICCR setting and input capture input pins. Table 10.45 TICCR Setting and Input Capture Input Pins Target Input Capture Input capture from TCNT_1 to TGRA_1 Input capture from TCNT_1 to TGRB_1 Input capture from TCNT_2 to TGRA_2 Input capture from TCNT_2 to TGRB_2 TICCR Setting I2AE bit = 0 (initial value) I2AE bit = 1 I2BE bit = 0 (initial value) I2BE bit = 1 I1AE bit = 0 (initial value) I1AE bit = 1 I1BE bit = 0 (initial value) I1BE bit = 1 www..com Input Capture Input Pins TIOC1A TIOC1A, TIOC2A TIOC1B TIOC1B, TIOC2B TIOC2A TIOC2A, TIOC1A TIOC2B TIOC2B, TIOC1B Example of Cascaded Operation Setting Procedure: Figure 10.20 shows an example of the setting procedure for cascaded operation. [1] Set bits TPSC2 to TPSC0 in the channel 1 TCR to B'1111 to select TCNT_2 overflow/ underflow counting. [1] [2] Set the CST bit in TSTR for the upper and lower channel to 1 to start the count operation. Cascaded operation Set cascading Start count [2] Figure 10.20 Cascaded Operation Setting Procedure Cascaded Operation Example (a): Figure 10.21 illustrates the operation when TCNT_2 overflow/underflow counting has been set for TCNT_1 and phase counting mode has been designated for channel 2. TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow. Rev. 2.00 Sep. 10, 2008 Page 342 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TCLKC www..com TCLKD TCNT_2 FFFD FFFE FFFF 0000 0001 0002 0001 0000 FFFF TCNT_1 0000 0001 0000 Figure 10.21 Cascaded Operation Example (a) Cascaded Operation Example (b): Figure 10.22 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TIOR_1 have selected the TIOC1A rising edge for the input capture timing while the IOA0 to IOA3 bits in TIOR_2 have selected the TIOC2A rising edge for the input capture timing. Under these conditions, the rising edge of both TIOC1A and TIOC2A is used for the TGRA_1 input capture condition. For the TGRA_2 input capture condition, the TIOC2A rising edge is used. TCNT_2 value H'FFFF H'C256 H'6128 H'0000 Time TCNT_1 H'0512 H'0513 H'0514 TIOC1A TIOC2A TGRA_1 H'0512 H'0513 TGRA_2 H'C256 As I1AE in TICCR is 0, data is not captured in TGRA_2 at the TIOC1A input timing. Figure 10.22 Cascaded Operation Example (b) Rev. 2.00 Sep. 10, 2008 Page 343 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Cascaded Operation Example (c): Figure 10.23 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the I2AE and I1AE bits in TICCR have been set to 1 to include www..com the TIOC2A and TIOC1A pins in the TGRA_1 and TGRA_2 input capture conditions, respectively. In this example, the IOA0 to IOA3 bits in both TIOR_1 and TIOR_2 have selected both the rising and falling edges for the input capture timing. Under these conditions, the ORed result of TIOC1A and TIOC2A input is used for the TGRA_1 and TGRA_2 input capture conditions. TCNT_2 value H'FFFF H'C256 H'9192 H'6128 H'2064 H'0000 Time TCNT_1 H'0512 H'0513 H'0514 TIOC1A TIOC2A TGRA_1 H'0512 H'0513 H'0514 TGRA_2 H'6128 H'2064 H'C256 H'9192 Figure 10.23 Cascaded Operation Example (c) Cascaded Operation Example (d): Figure 10.24 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TIOR_1 have selected TGRA_0 compare match or input capture occurrence for the input capture timing while the IOA0 to IOA3 bits in TIOR_2 have selected the TIOC2A rising edge for the input capture timing. Under these conditions, as TIOR_1 has selected TGRA_0 compare match or input capture occurrence for the input capture timing, the TIOC2A edge is not used for TGRA_1 input capture condition although the I2AE bit in TICCR has been set to 1. Rev. 2.00 Sep. 10, 2008 Page 344 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TCNT_0 value TGRA_0 Compare match between TCNT_0 and TGRA_0 www..com H'0000 TCNT_2 value H'FFFF H'D000 Time H'0000 Time TCNT_1 H'0512 H'0513 TIOC1A TIOC2A TGRA_1 H'0513 TGRA_2 H'D000 Figure 10.24 Cascaded Operation Example (d) Rev. 2.00 Sep. 10, 2008 Page 345 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.5 PWM Modes www..com In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR. TGR registers settings can be used to output a PWM waveform in the range of 0% to 100% duty. Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible. There are two PWM modes, as described below. 1. PWM mode 1 PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible. 2. PWM mode 2 PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs. In PWM mode 2, a maximum 8-phase PWM output is possible in combination use with synchronous operation. The correspondence between PWM output pins and registers is shown in table 10.46. Rev. 2.00 Sep. 10, 2008 Page 346 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.46 PWM Output Registers and Output Pins www..com Output Pins Channel 0 Registers TGRA_0 TGRB_0 TGRC_0 TGRD_0 PWM Mode 1 TIOC0A PWM Mode 2 TIOC0A TIOC0B TIOC0C TIOC0C TIOC0D 1 TGRA_1 TGRB_1 TIOC1A TIOC1A TIOC1B 2 TGRA_2 TGRB_2 TIOC2A TIOC2A TIOC2B 3 TGRA_3 TGRB_3 TGRC_3 TGRD_3 TIOC3A Cannot be set Cannot be set TIOC3C Cannot be set Cannot be set 4 TGRA_4 TGRB_4 TGRC_4 TGRD_4 TIOC4A Cannot be set Cannot be set TIOC4C Cannot be set Cannot be set Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set. Rev. 2.00 Sep. 10, 2008 Page 347 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Example of PWM Mode Setting Procedure: Figure 10.25 shows an example of the PWM mode setting procedure. www..com [1] Select the counter clock with bits TPSC2 to TPSC0 in TCR. At the same time, select the input clock edge with bits CKEG1 and CKEG0 in TCR. [2] Use bits CCLR2 to CCLR0 in TCR to select the TGR to be used as the TCNT clearing source. [3] Use TIOR to designate the TGR as an output compare register, and select the initial value and output value. [3] [4] Set the cycle in the TGR selected in [2], and set the duty in the other TGR. [5] Select the PWM mode with bits MD3 to MD0 in TMDR. [6] Set the CST bit in TSTR to 1 to start the count operation. Set PWM mode [5] PWM mode Select counter clock [1] Select counter clearing source [2] Select waveform output level Set TGR [4] Start count [6] Figure 10.25 Example of PWM Mode Setting Procedure Examples of PWM Mode Operation: Figure 10.26 shows an example of PWM mode 1 operation. In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value. In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers are used as the duty levels. Rev. 2.00 Sep. 10, 2008 Page 348 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TCNT value TGRA Counter cleared by TGRA compare match www..com TGRB H'0000 TIOCA Time Figure 10.26 Example of PWM Mode Operation (1) Figure 10.27 shows an example of PWM mode 2 operation. In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), outputting a 5-phase PWM waveform. In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs are used as the duty levels. Counter cleared by TGRB_1 compare match TCNT value TGRB_1 TGRA_1 TGRD_0 TGRC_0 TGRB_0 TGRA_0 H'0000 Time TIOC0A TIOC0B TIOC0C TIOC0D TIOC1A Figure 10.27 Example of PWM Mode Operation (2) Rev. 2.00 Sep. 10, 2008 Page 349 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Figure 10.28 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode. www..com TCNT value TGRB rewritten TGRA TGRB H'0000 TGRB rewritten TGRB rewritten Time TIOCA 0% duty Output does not change when cycle register and duty register compare matches occur simultaneously TCNT value TGRB rewritten TGRA TGRB rewritten TGRB H'0000 100% duty TGRB rewritten Time TIOCA Output does not change when cycle register and duty register compare matches occur simultaneously TCNT value TGRB rewritten TGRA TGRB rewritten TGRB H'0000 100% duty 0% duty TGRB rewritten Time TIOCA Figure 10.28 Example of PWM Mode Operation (3) Rev. 2.00 Sep. 10, 2008 Page 350 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.6 Phase Counting Mode www..com In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1 and 2. When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC0 to TPSC2 and bits CKEG0 and CKEG1 in TCR. However, the functions of bits CCLR0 and CCLR1 in TCR, and of TIOR, TIER, and TGR, are valid, and input capture/compare match and interrupt functions can be used. This can be used for two-phase encoder pulse input. If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow occurs when TCNT is counting down, the TCFU flag is set. The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether TCNT is counting up or down. Table 10.47 shows the correspondence between external clock pins and channels. Table 10.47 Phase Counting Mode Clock Input Pins External Clock Pins Channels When channel 1 is set to phase counting mode When channel 2 is set to phase counting mode A-Phase TCLKA TCLKC B-Phase TCLKB TCLKD Example of Phase Counting Mode Setting Procedure: Figure 10.29 shows an example of the phase counting mode setting procedure. [1] Select phase counting mode with bits MD3 to MD0 in TMDR. [2] Set the CST bit in TSTR to 1 to start the count operation. Phase counting mode Select phase counting mode [1] Start count [2] Figure 10.29 Example of Phase Counting Mode Setting Procedure Rev. 2.00 Sep. 10, 2008 Page 351 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Examples of Phase Counting Mode Operation: In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks.www..com There are four modes, according to the count conditions. 1. Phase counting mode 1 Figure 10.30 shows an example of phase counting mode 1 operation, and table 10.48 summarizes the TCNT up/down-count conditions. TCLKA (channel 1) TCLKC (channel 2) TCLKB (channel 1) TCLKD (channel 2) TCNT value Up-count Down-count Time Figure 10.30 Example of Phase Counting Mode 1 Operation Table 10.48 Up/Down-Count Conditions in Phase Counting Mode 1 TCLKA (Channel 1) TCLKC (Channel 2) High level Low level Low level High level High level Low level High level Low level [Legend] : Rising edge : Falling edge Down-count TCLKB (Channel 1) TCLKD (Channel 2) Operation Up-count Rev. 2.00 Sep. 10, 2008 Page 352 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 2. Phase counting mode 2 Figure 10.31 shows an example of phase counting mode 2 operation, and table 10.49 www..com summarizes the TCNT up/down-count conditions. TCLKA (channel 1) TCLKC (channel 2) TCLKB (channel 1) TCLKD (channel 2) TCNT value Up-count Down-count Time Figure 10.31 Example of Phase Counting Mode 2 Operation Table 10.49 Up/Down-Count Conditions in Phase Counting Mode 2 TCLKA (Channel 1) TCLKC (Channel 2) High level Low level Low level High level High level Low level High level Low level [Legend] : Rising edge : Falling edge TCLKB (Channel 1) TCLKD (Channel 2) Operation Don't care Don't care Don't care Up-count Don't care Don't care Don't care Down-count Rev. 2.00 Sep. 10, 2008 Page 353 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 3. Phase counting mode 3 Figure 10.32 shows an example of phase counting mode 3 operation, and table 10.50 www..com summarizes the TCNT up/down-count conditions. TCLKA (channel 1) TCLKC (channel 2) TCLKB (channel 1) TCLKD (channel 2) TCNT value Up-count Down-count Time Figure 10.32 Example of Phase Counting Mode 3 Operation Table 10.50 Up/Down-Count Conditions in Phase Counting Mode 3 TCLKA (Channel 1) TCLKC (Channel 2) High level Low level Low level High level High level Low level High level Low level [Legend] : Rising edge : Falling edge TCLKB (Channel 1) TCLKD (Channel 2) Operation Don't care Don't care Don't care Up-count Down-count Don't care Don't care Don't care Rev. 2.00 Sep. 10, 2008 Page 354 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 4. Phase counting mode 4 Figure 10.33 shows an example of phase counting mode 4 operation, and table 10.51 www..com summarizes the TCNT up/down-count conditions. TCLKA (channel 1) TCLKC (channel 2) TCLKB (channel 1) TCLKD (channel 2) TCNT value Down-count Up-count Time Figure 10.33 Example of Phase Counting Mode 4 Operation Table 10.51 Up/Down-Count Conditions in Phase Counting Mode 4 TCLKA (Channel 1) TCLKC (Channel 2) High level Low level Low level High level High level Low level High level Low level [Legend] : Rising edge : Falling edge Don't care Down-count Don't care TCLKB (Channel 1) TCLKD (Channel 2) Operation Up-count Rev. 2.00 Sep. 10, 2008 Page 355 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Phase Counting Mode Application Example: Figure 10.34 shows an example in which channel 1 is in phase counting mode, and channel 1 is coupled with channel 0www..com to input servo motor 2-phase encoder pulses in order to detect position or speed. Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB. Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and TGRC_0 are used for the compare match function and are set with the speed control period and position control period. TGRB_0 is used for input capture, with TGRB_0 and TGRD_0 operating in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input capture source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected. TGRA_1 and TGRB_1 for channel 1 are designated for input capture, and channel 0 TGRA_0 and TGRC_0 compare matches are selected as the input capture source and store the up/down-counter values for the control periods. This procedure enables the accurate detection of position and speed. Rev. 2.00 Sep. 10, 2008 Page 356 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Channel 1 TCLKA TCLKB Edge detection circuit TCNT_1 www..com TGRA_1 (speed period capture) TGRB_1 (position period capture) TCNT_0 + + - TGRA_0 (speed control period) TGRC_0 (position control period) TGRB_0 (pulse width capture) TGRD_0 (buffer operation) Channel 0 Figure 10.34 Phase Counting Mode Application Example Rev. 2.00 Sep. 10, 2008 Page 357 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.7 Reset-Synchronized PWM Mode www..com In the reset-synchronized PWM mode, three-phase output of positive and negative PWM waveforms that share a common wave transition point can be obtained by combining channels 3 and 4. When set for reset-synchronized PWM mode, the TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, and TIOC4D pins function as PWM output pins and TCNT3 functions as an upcounter. Table 10.52 shows the PWM output pins used. Table 10.53 shows the settings of the registers. Table 10.52 Output Pins for Reset-Synchronized PWM Mode Channel 3 Output Pin TIOC3B TIOC3D 4 TIOC4A TIOC4C TIOC4B TIOC4D Description PWM output pin 1 PWM output pin 1' (negative-phase waveform of PWM output 1) PWM output pin 2 PWM output pin 2' (negative-phase waveform of PWM output 2) PWM output pin 3 PWM output pin 3' (negative-phase waveform of PWM output 3) Table 10.53 Register Settings for Reset-Synchronized PWM Mode Register TCNT_3 TCNT_4 TGRA_3 TGRB_3 TGRA_4 TGRB_4 Description of Setting Initial setting of H'0000 Initial setting of H'0000 Set count cycle for TCNT_3 Sets the turning point for PWM waveform output by the TIOC3B and TIOC3D pins Sets the turning point for PWM waveform output by the TIOC4A and TIOC4C pins Sets the turning point for PWM waveform output by the TIOC4B and TIOC4D pins Rev. 2.00 Sep. 10, 2008 Page 358 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Procedure for Selecting the Reset-Synchronized PWM Mode: Figure 10.35 shows an example of procedure for selecting the reset synchronized PWM mode. www..com Reset-synchronized PWM mode Stop counting [1] [2] Set bits TPSC2 to TPSC0 and CKEG1 and CKEG0 in the TCR_3 to select the counter clock and clock edge for channel 3. Set bits CCLR2 to CCLR0 in the TCR_3 to select TGRA compare-match as a counter clear source. [3] When performing brushless DC motor control, set bit BDC in the timer gate control register (TGCR) and set the feedback signal input source and output chopping or gate signal direct output. [4] Reset TCNT_3 and TCNT_4 to H'0000. [5] [5] TGRA_3 is the period register. Set the waveform period value in TGRA_3. Set the transition timing of the PWM output waveforms in TGRB_3, TGRA_4, and TGRB_4. Set times within the compare-match range of TCNT_3. X TGRA_3 (X: set value). [6] Select enabling/disabling of toggle output synchronized with the PMW cycle using bit PSYE in the timer output control register (TOCR1), and set the PWM output level with bits OLSP and OLSN. When specifying the PWM output level by using TOLBR as a buffer for TOCR2, see figure 10.3. [7] Set bits MD3 to MD0 in TMDR_3 to B'1000 to select the reset-synchronized PWM mode. Do not set to TMDR_4. [8] Set the enabling/disabling of the PWM waveform output pin in TOER. [9] Set the port control register and the port I/O register. [10] Set the CST3 bit in the TSTR to 1 to start the count operation. Note: The output waveform starts to toggle operation at the point of TCNT_3 = TGRA_3 = X by setting X = TGRA, i.e., cycle = duty. [1] Clear the CST3 and CST4 bits in the TSTR to 0 to halt the counting of TCNT. The reset-synchronized PWM mode must be set up while TCNT_3 and TCNT_4 are halted. Select counter clock and counter clear source [2] Brushless DC motor control setting [3] Set TCNT [4] Set TGR PWM cycle output enabling, PWM output level setting [6] Set reset-synchronized PWM mode [7] Enable waveform output [8] PFC setting [9] Start count operation Reset-synchronized PWM mode [10] Figure 10.35 Procedure for Selecting Reset-Synchronized PWM Mode Rev. 2.00 Sep. 10, 2008 Page 359 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Reset-Synchronized PWM Mode Operation: Figure 10.36 shows an example of operation in the reset-synchronized PWM mode. TCNT_3 and TCNT_4 operate as upcounters. The counter is www..com cleared when a TCNT_3 and TGRA_3 compare-match occurs, and then begins incrementing from H'0000. The PWM output pin output toggles with each occurrence of a TGRB_3, TGRA_4, TGRB_4 compare-match, and upon counter clears. TCNT_3 and TCNT_4 values TGRA_3 TGRB_3 TGRA_4 TGRB_4 H'0000 Time TIOC3B TIOC3D TIOC4A TIOC4C TIOC4B TIOC4D Figure 10.36 Reset-Synchronized PWM Mode Operation Example (When TOCR's OLSN = 1 and OLSP = 1) Rev. 2.00 Sep. 10, 2008 Page 360 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.8 Complementary PWM Mode www..com In the complementary PWM mode, three-phase output of non-overlapping positive and negative PWM waveforms can be obtained by combining channels 3 and 4. PWM waveforms without nonoverlapping interval is also available. In complementary PWM mode, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D pins function as PWM output pins, the TIOC3A pin can be set for toggle output synchronized with the PWM period. TCNT_3 and TCNT_4 function as up/down counters. Table 10.54 shows the PWM output pins used. Table 10.55 shows the settings of the registers used. A function to directly cut off the PWM output by using an external signal is supported as a port function. Table 10.54 Output Pins for Complementary PWM Mode Channel 3 Output Pin TIOC3A TIOC3B TIOC3C TIOC3D Description Toggle output synchronized with PWM period (or I/O port) PWM output pin 1 I/O port* PWM output pin 1' (non-overlapping negative-phase waveform of PWM output 1; PWM output without non-overlapping interval is also available) PWM output pin 2 PWM output pin 3 PWM output pin 2' (non-overlapping negative-phase waveform of PWM output 2; PWM output without non-overlapping interval is also available) PWM output pin 3' (non-overlapping negative-phase waveform of PWM output 3; PWM output without non-overlapping interval is also available) 4 TIOC4A TIOC4B TIOC4C TIOC4D Note: * Avoid setting the TIOC3C pin as a timer I/O pin in the complementary PWM mode. Rev. 2.00 Sep. 10, 2008 Page 361 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.55 Register Settings for Complementary PWM Mode Channel 3 Counter/Register TCNT_3 TGRA_3 TGRB_3 TGRC_3 TGRD_3 4 TCNT_4 TGRA_4 TGRB_4 TGRC_4 TGRD_4 Timer dead time data register (TDDR) Timer cycle data register (TCDR) Timer cycle buffer register (TCBR) Subcounter (TCNTS) Temporary register 1 (TEMP1) Temporary register 2 (TEMP2) Temporary register 3 (TEMP3) Note: * Description Start of up-count from value set in dead time register Set TCNT_3 upper limit value (1/2 carrier cycle + dead time) PWM output 1 compare register TGRA_3 buffer register PWM output 1/TGRB_3 buffer register Up-count start, initialized to H'0000 PWM output 2 compare register PWM output 3 compare register PWM output 2/TGRA_4 buffer register PWM output 3/TGRB_4 buffer register Set TCNT_4 and TCNT_3 offset value (dead time value) Set TCNT_4 upper limit value (1/2 carrier cycle) TCDR buffer register Subcounter for dead time generation PWM output 1/TGRB_3 temporary register PWM output 2/TGRA_4 temporary register PWM output 3/TGRB_4 temporary register www..com Read/Write from CPU Maskable by TRWER setting* Maskable by TRWER setting* Maskable by TRWER setting* Always readable/writable Always readable/writable Maskable by TRWER setting* Maskable by TRWER setting* Maskable by TRWER setting* Always readable/writable Always readable/writable Maskable by TRWER setting* Maskable by TRWER setting* Always readable/writable Read-only Not readable/writable Not readable/writable Not readable/writable Access can be enabled or disabled according to the setting of bit 0 (RWE) in TRWER (timer read/write enable register). Rev. 2.00 Sep. 10, 2008 Page 362 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) www..com TGRA_3 comparematch interrupt TCNT_4 underflow interrupt TGRC_3 TCBR TDDR TGRA_3 TCDR Comparator Output controller Match signal PWM cycle output PWM output 1 PWM output 2 PWM output 3 PWM output 4 PWM output 5 PWM output 6 External cutoff input POE0 POE1 POE2 Comparator Match signal TGRB_3 TGRA_4 TGRD_3 TGRC_4 TGRD_4 TGRB_4 Temp 2 Temp 3 Temp 1 External cutoff interrupt : Registers that can always be read or written from the CPU : Registers that can be read or written from the CPU (but for which access disabling can be set by TRWER) : Registers that cannot be read or written from the CPU (except for TCNTS, which can only be read) Figure 10.37 Block Diagram of Channels 3 and 4 in Complementary PWM Mode Rev. 2.00 Sep. 10, 2008 Page 363 of 1130 REJ09B0402-0200 Output protection circuit TCNT_3 TCNTS TCNT_4 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Example of Complementary PWM Mode Setting Procedure: An example of the complementary PWM mode setting procedure is shown in figure 10.38. www..com [1] Clear bits CST3 and CST4 in the timer start register (TSTR) to 0, and halt timer counter (TCNT) operation. Perform complementary PWM mode setting when TCNT_3 and TCNT_4 are stopped. [1] [2] Set the same counter clock and clock edge for channels 3 and 4 with bits TPSC2 to TPSC0 and bits CKEG1 and CKEG0 in the timer control register (TCR). Use bits CCLR2 to CCLR0 to set synchronous clearing only when restarting by a synchronous clear from another channel during complementary PWM mode operation. [3] When performing brushless DC motor control, set bit BDC in the timer gate control register (TGCR) and set the feedback signal input source and output chopping or gate signal direct output. [4] Set the dead time in TCNT_3. Set TCNT_4 to H'0000. Complementary PWM mode Stop count operation Counter clock, counter clear source selection Brushless DC motor control setting [2] [3] TCNT setting [4] Inter-channel synchronization setting [5] TGR setting [6] [5] Set only when restarting by a synchronous clear from another channel during complementary PWM mode operation. In this case, synchronize the channel generating the synchronous clear with channels 3 and 4 using the timer synchro register (TSYR). [6] Set the output PWM duty in the duty registers (TGRB_3, TGRA_4, TGRB_4) and buffer registers (TGRD_3, TGRC_4, TGRD_4). Set the same initial value in each corresponding TGR. [7] This setting is necessary only when no dead time should be generated. Make appropriate settings in the timer dead time enable register (TDER) so that no dead time is generated. [8] Set the dead time in the dead time register (TDDR), 1/2 the carrier cycle in the carrier cycle data register (TCDR) and carrier cycle buffer register (TCBR), and 1/2 the carrier cycle plus the dead time in TGRA_3 and TGRC_3. When no dead time generation is selected, set 1 in TDDR and 1/2 the carrier cycle + 1 in TGRA_3 and TGRC_3. [9] Select enabling/disabling of toggle output synchronized with the PWM cycle using bit PSYE in the timer output control register 1 (TOCR1), and set the PWM output level with bits OLSP and OLSN. When specifying the PWM output level by using TOLBR as a buffer for TOCR_2, see figure 10.3. [10] Select complementary PWM mode in timer mode register 3 (TMDR_3). Do not set in TMDR_4. Enable/disable dead time generation Dead time, carrier cycle setting PWM cycle output enabling, PWM output level setting Complementary PWM mode setting [7] [8] [9] [10] Enable waveform output [11] StartPFC setting count operation [12] Start count operation [13] [11] Set enabling/disabling of PWM waveform output pin output in the timer output master enable register (TOER). [12] Set the port control register and the port I/O register. [13] Set bits CST3 and CST4 in TSTR to 1 simultaneously to start the count operation. Figure 10.38 Example of Complementary PWM Mode Setting Procedure Rev. 2.00 Sep. 10, 2008 Page 364 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Outline of Complementary PWM Mode Operation: In complementary PWM mode, 6-phase PWM output is possible. Figure 10.39 illustrates counter operation in complementary PWM mode, and figure 10.40 shows an example of complementary PWM mode operation. 1. Counter Operation In complementary PWM mode, three counters--TCNT_3, TCNT_4, and TCNTS--perform up/down-count operations. TCNT_3 is automatically initialized to the value set in TDDR when complementary PWM mode is selected and the CST bit in TSTR is 0. When the CST bit is set to 1, TCNT_3 counts up to the value set in TGRA_3, then switches to down-counting when it matches TGRA_3. When the TCNT3 value matches TDDR, the counter switches to up-counting, and the operation is repeated in this way. TCNT_4 is initialized to H'0000. When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT_3, and switches to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches to up-counting, and the operation is repeated in this way. TCNTS is a read-only counter. It need not be initialized. When TCNT_3 matches TCDR during TCNT_3 and TCNT_4 up/down-counting, downcounting is started, and when TCNTS matches TCDR, the operation switches to up-counting. When TCNTS matches TGRA_3, it is cleared to H'0000. When TCNT_4 matches TDDR during TCNT_3 and TCNT_4 down-counting, up-counting is started, and when TCNTS matches TDDR, the operation switches to down-counting. When TCNTS reaches H'0000, it is set with the value in TGRA_3. TCNTS is compared with the compare register and temporary register in which the PWM duty is set during the count operation only. Counter value TGRA_3 TCDR TCNT_3 TCNT_4 TDDR H'0000 Time TCNT_3 TCNT_4 TCNTS www..com TCNTS Figure 10.39 Complementary PWM Mode Counter Operation Rev. 2.00 Sep. 10, 2008 Page 365 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 2. Register Operation In complementary PWM mode, nine registers are used, comprising compare registers, buffer www..com registers, and temporary registers. Figure 10.40 shows an example of complementary PWM mode operation. The registers which are constantly compared with the counters to perform PWM output are TGRB_3, TGRA_4, and TGRB_4. When these registers match the counter, the value set in bits OLSN and OLSP in the timer output control register (TOCR) is output. The buffer registers for these compare registers are TGRD_3, TGRC_4, and TGRD_4. Between a buffer register and compare register there is a temporary register. The temporary registers cannot be accessed by the CPU. Data in a compare register is changed by writing the new data to the corresponding buffer register. The buffer registers can be read or written at any time. The data written to a buffer register is constantly transferred to the temporary register in the Ta interval. Data is not transferred to the temporary register in the Tb interval. Data written to a buffer register in this interval is transferred to the temporary register at the end of the Tb interval. The value transferred to a temporary register is transferred to the compare register when TCNTS for which the Tb interval ends matches TGRA_3 when counting up, or H'0000 when counting down. The timing for transfer from the temporary register to the compare register can be selected with bits MD3 to MD0 in the timer mode register (TMDR). Figure 10.40 shows an example in which the mode is selected in which the change is made in the trough. In the Tb interval (Tb1 in figure 10.40) in which data transfer to the temporary register is not performed, the temporary register has the same function as the compare register, and is compared with the counter. In this interval, therefore, there are two compare match registers for one-phase output, with the compare register containing the pre-change data, and the temporary register containing the new data. In this interval, the three counters--TCNT_3, TCNT_4, and TCNTS--and two registers--compare register and temporary register--are compared, and PWM output controlled accordingly. Rev. 2.00 Sep. 10, 2008 Page 366 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Transfer from temporary register to compare register www..com Transfer from temporary register to compare register Tb2 TGRA_3 Ta Tb1 Ta Tb2 Ta TCNTS TCDR TCNT_3 TGRA_4 TCNT_4 TGRC_4 TDDR H'0000 Buffer register TGRC_4 Temporary register TEMP2 H'6400 H'0080 H'6400 H'0080 Compare register TGRA_4 H'6400 H'0080 Output waveform Output waveform (Output waveform is active-low) Figure 10.40 Example of Complementary PWM Mode Operation Rev. 2.00 Sep. 10, 2008 Page 367 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 3. Initialization In complementary PWM mode, there are six registers that must be initialized. In addition, www..com there is a register that specifies whether to generate dead time (it should be used only when dead time generation should be disabled). Before setting complementary PWM mode with bits MD3 to MD0 in the timer mode register (TMDR), the following initial register values must be set. TGRC_3 operates as the buffer register for TGRA_3, and should be set with 1/2 the PWM carrier cycle + dead time Td. The timer cycle buffer register (TCBR) operates as the buffer register for the timer cycle data register (TCDR), and should be set with 1/2 the PWM carrier cycle. Set dead time Td in the timer dead time data register (TDDR). When dead time is not needed, the TDER bit in the timer dead time enable register (TDER) should be cleared to 0, TGRC_3 and TGRA_3 should be set to 1/2 the PWM carrier cycle + 1, and TDDR should be set to 1. Set the respective initial PWM duty values in buffer registers TGRD_3, TGRC_4, and TGRD_4. The values set in the five buffer registers excluding TDDR are transferred simultaneously to the corresponding compare registers when complementary PWM mode is set. Set TCNT_4 to H'0000 before setting complementary PWM mode. Table 10.56 Registers and Counters Requiring Initialization Register/Counter TGRC_3 Set Value 1/2 PWM carrier cycle + dead time Td (1/2 PWM carrier cycle + 1 when dead time generation is disabled by TDER) TDDR TCBR TGRD_3, TGRC_4, TGRD_4 TCNT_4 Dead time Td (1 when dead time generation is disabled by TDER) 1/2 PWM carrier cycle Initial PWM duty value for each phase H'0000 Note: The TGRC_3 set value must be the sum of 1/2 the PWM carrier cycle set in TCBR and dead time Td set in TDDR. When dead time generation is disabled by TDER, TGRC_3 must be set to 1/2 the PWM carrier cycle + 1. Rev. 2.00 Sep. 10, 2008 Page 368 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 4. PWM Output Level Setting In complementary PWM mode, the PWM pulse output level is set with bits OLSN and OLSP www..com in timer output control register 1 (TOCR1) or bits OLS1P to OLS3P and OLS1N to OLS3N in timer output control register 2 (TOCR2). The output level can be set for each of the three positive phases and three negative phases of 6phase output. Complementary PWM mode should be cleared before setting or changing output levels. 5. Dead Time Setting In complementary PWM mode, PWM pulses are output with a non-overlapping relationship between the positive and negative phases. This non-overlap time is called the dead time. The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT_3 counter start value, and creates non-overlap between TCNT_3 and TCNT_4. Complementary PWM mode should be cleared before changing the contents of TDDR. 6. Dead Time Suppressing Dead time generation is suppressed by clearing the TDER bit in the timer dead time enable register (TDER) to 0. TDER can be cleared to 0 only when 0 is written to it after reading TDER = 1. TGRA_3 and TGRC_3 should be set to 1/2 PWM carrier cycle + 1 and the timer dead time data register (TDDR) should be set to 1. By the above settings, PWM waveforms without dead time can be obtained. Figure 10.41 shows an example of operation without dead time. Rev. 2.00 Sep. 10, 2008 Page 369 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) www..com Transfer from temporary register to compare register Ta TGRA_3=TCDR+1 TCNTS TCDR TCNT_3 TCNT_4 TGRA_4 TGRC_4 Tb1 Ta Tb2 Ta TDDR=1 H'0000 Buffer register TGRC_4 Data1 Data2 Temporary register TEMP2 Data1 Data2 Compare register TGRA_4 Data1 Data2 Output waveform Initial output Output waveform Initial output Output waveform is active-low. Figure 10.41 Example of Operation without Dead Time Rev. 2.00 Sep. 10, 2008 Page 370 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 7. PWM Cycle Setting In complementary PWM mode, the PWM pulse cycle is set in two registers--TGRA_3, in www..com which the TCNT_3 upper limit value is set, and TCDR, in which the TCNT_4 upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers: With dead time: TGRA_3 set value = TCDR set value + TDDR set value Without dead time: TGRA_3 set value = TCDR set value + 1 The TGRA_3 and TCDR settings are made by setting the values in buffer registers TGRC_3 and TCBR. The values set in TGRC_3 and TCBR are transferred simultaneously to TGRA_3 and TCDR in accordance with the transfer timing selected with bits MD3 to MD0 in the timer mode register (TMDR). The updated PWM cycle is reflected from the next cycle when the data update is performed at the crest, and from the current cycle when performed in the trough. Figure 10.42 illustrates the operation when the PWM cycle is updated at the crest. See the following section, Register Data Updating, for the method of updating the data in each buffer register. Counter value TGRC_3 update TGRA_3 update TCNT_3 TGRA_3 TCNT_4 Time Figure 10.42 Example of PWM Cycle Updating Rev. 2.00 Sep. 10, 2008 Page 371 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 8. Register Data Updating In complementary PWM mode, the buffer register is used to update the data in a compare www..com register. The update data can be written to the buffer register at any time. There are five PWM duty and carrier cycle registers that have buffer registers and can be updated during operation. There is a temporary register between each of these registers and its buffer register. When subcounter TCNTS is not counting, if buffer register data is updated, the temporary register value is also rewritten. Transfer is not performed from buffer registers to temporary registers when TCNTS is counting; in this case, the value written to a buffer register is transferred after TCNTS halts. The temporary register value is transferred to the compare register at the data update timing set with bits MD3 to MD0 in the timer mode register (TMDR). Figure 10.43 shows an example of data updating in complementary PWM mode. This example shows the mode in which data updating is performed at both the counter crest and trough. When rewriting buffer register data, a write to TGRD_4 must be performed at the end of the update. Data transfer from the buffer registers to the temporary registers is performed simultaneously for all five registers after the write to TGRD_4. A write to TGRD_4 must be performed after writing data to the registers to be updated, even when not updating all five registers, or when updating the TGRD_4 data. In this case, the data written to TGRD_4 should be the same as the data prior to the write operation. Rev. 2.00 Sep. 10, 2008 Page 372 of 1130 REJ09B0402-0200 Data update timing: counter crest and trough Transfer from temporary register to compare register Transfer from temporary register to compare register Transfer from temporary register to compare register Transfer from temporary register to compare register : Compare register : Buffer register Transfer from temporary register to compare register Transfer from temporary register to compare register Counter value TGRA_3 TGRC_4 TGRA_4 H'0000 Time BR data2 data1 data2 data3 data1 data2 data3 data4 data4 data3 data5 data5 data4 data6 data6 data6 Temp_R data1 Figure 10.43 Example of Data Update in Complementary PWM Mode Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) www..com Rev. 2.00 Sep. 10, 2008 Page 373 of 1130 GR REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 9. Initial Output in Complementary PWM Mode In complementary PWM mode, the initial output is determined by the setting of bits OLSN www..com and OLSP in timer output control register 1 (TOCR1) or bits OLS1N to OLS3N and OLS1P to OLS3P in timer output control register 2 (TOCR2). This initial output is the PWM pulse non-active level, and is output from when complementary PWM mode is set with the timer mode register (TMDR) until TCNT_4 exceeds the value set in the dead time register (TDDR). Figure 10.44 shows an example of the initial output in complementary PWM mode. An example of the waveform when the initial PWM duty value is smaller than the TDDR value is shown in figure 10.45. Timer output control register settings OLSN bit: 0 (initial output: high; active level: low) OLSP bit: 0 (initial output: high; active level: low) TCNT_3 and TCNT_4 values TCNT_3 TCNT_4 TGRA_4 TDDR Time Initial output Positive phase output Negative phase output Dead time Active level Active level Complementary PWM mode (TMDR setting) TCNT_3 and TCNT_4 count start (TSTR setting) Figure 10.44 Example of Initial Output in Complementary PWM Mode (1) Rev. 2.00 Sep. 10, 2008 Page 374 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Timer output control register settings OLSN bit: 0 (initial output: high; active level: low) OLSP bit: 0 (initial output: high; active level: low) www..com TCNT_3 and TCNT_4 values TCNT_3 TCNT_4 TDDR TGRA_4 Time Initial output Positive phase output Negative phase output Active level Complementary PWM mode (TMDR setting) TCNT_3 and TCNT_4 count start (TSTR setting) Figure 10.45 Example of Initial Output in Complementary PWM Mode (2) Rev. 2.00 Sep. 10, 2008 Page 375 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10. Complementary PWM Mode PWM Output Generation Method In complementary PWM mode, 3-phase output is performed of PWM waveforms with a nonwww..com overlap time between the positive and negative phases. This non-overlap time is called the dead time. A PWM waveform is generated by output of the output level selected in the timer output control register in the event of a compare-match between a counter and data register. While TCNTS is counting, data register and temporary register values are simultaneously compared to create consecutive PWM pulses from 0 to 100%. The relative timing of on and off comparematch occurrence may vary, but the compare-match that turns off each phase takes precedence to secure the dead time and ensure that the positive phase and negative phase on times do not overlap. Figures 10.46 to 10.48 show examples of waveform generation in complementary PWM mode. The positive phase/negative phase off timing is generated by a compare-match with the solidline counter, and the on timing by a compare-match with the dotted-line counter operating with a delay of the dead time behind the solid-line counter. In the T1 period, compare-match a that turns off the negative phase has the highest priority, and compare-matches occurring prior to a are ignored. In the T2 period, compare-match c that turns off the positive phase has the highest priority, and compare-matches occurring prior to c are ignored. In normal cases, compare-matches occur in the order a b c d (or c d a' b'), as shown in figure 10.46. If compare-matches deviate from the a b c d order, since the time for which the negative phase is off is less than twice the dead time, the figure shows the positive phase is not being turned on. If compare-matches deviate from the c d a' b' order, since the time for which the positive phase is off is less than twice the dead time, the figure shows the negative phase is not being turned on. If compare-match c occurs first following compare-match a, as shown in figure 10.47, compare-match b is ignored, and the negative phase is turned off by compare-match d. This is because turning off of the positive phase has priority due to the occurrence of compare-match c (positive phase off timing) before compare-match b (positive phase on timing) (consequently, the waveform does not change since the positive phase goes from off to off). Similarly, in the example in figure 10.48, compare-match a' with the new data in the temporary register occurs before compare-match c, but other compare-matches occurring up to c, which turns off the positive phase, are ignored. As a result, the negative phase is not turned on. Thus, in complementary PWM mode, compare-matches at turn-off timings take precedence, and turn-on timing compare-matches that occur before a turn-off timing compare-match are ignored. Rev. 2.00 Sep. 10, 2008 Page 376 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) T1 period TGRA_3 T2 period T1 period www..com c d TCDR a b a' b' TDDR H'0000 Positive phase Negative phase Figure 10.46 Example of Complementary PWM Mode Waveform Output (1) T1 period TGRA_3 c TCDR a b d T2 period T1 period a b TDDR H'0000 Positive phase Negative phase Figure 10.47 Example of Complementary PWM Mode Waveform Output (2) Rev. 2.00 Sep. 10, 2008 Page 377 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) T1 period TGRA_3 T2 period T1 period www..com TCDR a b TDDR c a' H'0000 Positive phase b' d Negative phase Figure 10.48 Example of Complementary PWM Mode Waveform Output (3) T1 period TGRA_3 c d T2 period T1 period TCDR a b a' TDDR b' H'0000 Positive phase Negative phase Figure 10.49 Example of Complementary PWM Mode 0% and 100% Waveform Output (1) Rev. 2.00 Sep. 10, 2008 Page 378 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) T1 period TGRA_3 T2 period T1 period www..com TCDR a b a b TDDR H'0000 Positive phase c d Negative phase Figure 10.50 Example of Complementary PWM Mode 0% and 100% Waveform Output (2) T1 period TGRA_3 T2 period c d T1 period TCDR a b TDDR H'0000 Positive phase Negative phase Figure 10.51 Example of Complementary PWM Mode 0% and 100% Waveform Output (3) Rev. 2.00 Sep. 10, 2008 Page 379 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) T1 period T2 period T1 period www..com TGRA_3 TCDR a b TDDR H'0000 Positive phase Negative phase c b' d a' Figure 10.52 Example of Complementary PWM Mode 0% and 100% Waveform Output (4) T1 period TGRA_3 T2 period T1 period c ad b TCDR TDDR H'0000 Positive phase Negative phase Figure 10.53 Example of Complementary PWM Mode 0% and 100% Waveform Output (5) Rev. 2.00 Sep. 10, 2008 Page 380 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 11. Complementary PWM Mode 0% and 100% Duty Output In complementary PWM mode, 0% and 100% duty cycles can be output as required. Figures www..com 10.49 to 10.53 show output examples. 100% duty output is performed when the data register value is set to H'0000. The waveform in this case has a positive phase with a 100% on-state. 0% duty output is performed when the data register value is set to the same value as TGRA_3. The waveform in this case has a positive phase with a 100% off-state. On and off compare-matches occur simultaneously, but if a turn-on compare-match and turnoff compare-match for the same phase occur simultaneously, both compare-matches are ignored and the waveform does not change. 12. Toggle Output Synchronized with PWM Cycle In complementary PWM mode, toggle output can be performed in synchronization with the PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register (TOCR). An example of a toggle output waveform is shown in figure 10.54. This output is toggled by a compare-match between TCNT_3 and TGRA_3 and a comparematch between TCNT4 and H'0000. The output pin for this toggle output is the TIOC3A pin. The initial output is 1. TGRA_3 TCNT_3 TCNT_4 H'0000 Toggle output TIOC3A pin Figure 10.54 Example of Toggle Output Waveform Synchronized with PWM Output Rev. 2.00 Sep. 10, 2008 Page 381 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 13. Counter Clearing by Another Channel In complementary PWM mode, by setting a mode for synchronization with another channel by www..com means of the timer synchronous register (TSYR), and selecting synchronous clearing with bits CCLR2 to CCLR0 in the timer control register (TCR), it is possible to have TCNT_3, TCNT_4, and TCNTS cleared by another channel. Figure 10.55 illustrates the operation. Use of this function enables counter clearing and restarting to be performed by means of an external signal. TGRA_3 TCDR TCNT_3 TCNT_4 TDDR H'0000 Channel 1 Input capture A TCNTS TCNT_1 Synchronous counter clearing by channel 1 input capture A Figure 10.55 Counter Clearing Synchronized with Another Channel Rev. 2.00 Sep. 10, 2008 Page 382 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 14. Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode Setting the WRE bit in TWCR to 1 suppresses initial output when synchronous counter www..com clearing occurs in the Tb interval at the trough in complementary PWM mode and controls abrupt change in duty cycle at synchronous counter clearing. Initial output suppression is applicable only when synchronous clearing occurs in the Tb interval at the trough as indicated by (10) or (11) in figure 10.56. When synchronous clearing occurs outside that interval, the initial value specified by the OLS bits in TOCR is output. Even in the Tb interval at the trough, if synchronous clearing occurs in the initial value output period (indicated by (1) in figure 10.56) immediately after the counters start operation, initial value output is not suppressed. This function can be used in both the MTU2 and MTU2S. In the MTU2, synchronous clearing generated in channels 0 to 2 in the MTU2 can cause counter clearing in complementary PWM mode; in the MTU2S, compare match or input capture flag setting in channels 0 to 2 in the MTU2 can cause counter clearing. Counter start Tb interval Tb interval Tb interval TGRA_3 TCDR TCNT_3 TGRB_3 TCNT_4 TDDR H'0000 Positive phase Negative phase Output waveform is active-low (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) Figure 10.56 Timing for Synchronous Counter Clearing Rev. 2.00 Sep. 10, 2008 Page 383 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode www..com An example of the procedure for setting output waveform control at synchronous counter clearing in complementary PWM mode is shown in figure 10.57. Output waveform control at synchronous counter clearing Stop count operation [1] [1] Clear bits CST3 and CST4 in the timer start register (TSTR) to 0, and halt timer counter (TCNT) operation. Perform TWCR setting while TCNT_3 and TCNT_4 are stopped. [2] Read bit WRE in TWCR and then write 1 to it to suppress initial value output at counter clearing. Set TWCR and complementary PWM mode [2] [3] Set bits CST3 and CST4 in TSTR to 1 to start count operation. Start count operation [3] Output waveform control at synchronous counter clearing Figure 10.57 Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode Figures 10.58 to 10.61 show examples of output waveform control in which the MTU2 operates in complementary PWM mode and synchronous counter clearing is generated while the WRE bit in TWCR is set to 1. In the examples shown in figures 10.58 to 10.61, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure 10.56, respectively. In the MTU2S, these examples are equivalent to the cases when the MTU2S operates in complementary PWM mode and synchronous counter clearing is generated while the SCC bit is cleared to 0 and the WRE bit is set to 1 in TWCR. Rev. 2.00 Sep. 10, 2008 Page 384 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Synchronous clearing Bit WRE = 1 www..com TGRA_3 TCDR TGRB_3 TCNT_3 (MTU2) TCNT_4 (MTU2) TDDR H'0000 Positive phase Negative phase Output waveform is active-low. Figure 10.58 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 10.56; Bit WRE of TWCR in MTU2 is 1) Rev. 2.00 Sep. 10, 2008 Page 385 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Synchronous clearing Bit WRE = 1 www..com TGRA_3 TCDR TGRB_3 TCNT_3 (MTU2) TCNT_4 (MTU2) TDDR H'0000 Positive phase Negative phase Output waveform is active-low. Figure 10.59 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 10.56; Bit WRE of TWCR in MTU2 is 1) Rev. 2.00 Sep. 10, 2008 Page 386 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Synchronous clearing Bit WRE = 1 www..com TGRA_3 TCDR TGRB_3 TCNT_3 (MTU2) TCNT_4 (MTU2) TDDR H'0000 Positive phase Negative phase Output waveform is active-low. Figure 10.60 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 10.56; Bit WRE of TWCR is 1) Rev. 2.00 Sep. 10, 2008 Page 387 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit WRE = 1 TGRA_3 TCDR Synchronous clearing www..com TGRB_3 TCNT_3 (MTU2) TCNT_4 (MTU2) TDDR H'0000 Positive phase Initial value output is suppressed. Negative phase Output waveform is active-low. Figure 10.61 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 10.56; Bit WRE of TWCR is 1) Rev. 2.00 Sep. 10, 2008 Page 388 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 15. Suppressing MTU2-MTU2S Synchronous Counter Clearing In the MTU2S, setting the SCC bit in TWCR to 1 suppresses synchronous counter clearing www..com caused by the MTU2. Synchronous counter clearing is suppressed only within the interval shown in figure 10.62. When using this function, the MTU2S should be set to complementary PWM mode. For details of synchronous clearing caused by the MTU2, refer to the description about MTU2S counter clearing caused by MTU2 flag setting source (MTU2-MTU2S synchronous counter clearing) in section 10.4.10, MTU2-MTU2S Synchronous Operation. Tb interval immediately after counter operation starts Tb interval at the crest Tb interval at the trough Tb interval at the crest Tb interval at the trough TGRA_3 TCDR TGRB_3 TDDR H'0000 MTU2-MTU2S synchronous counter clearing is suppressed. MTU2-MTU2S synchronous counter clearing is suppressed. Figure 10.62 MTU2-MTU2S Synchronous Clearing-Suppressed Interval Specified by SCC Bit in TWCR Rev. 2.00 Sep. 10, 2008 Page 389 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Example of Procedure for Suppressing MTU2-MTU2S Synchronous Counter Clearing An example of the procedure for suppressing MTU2-MTU2Swww..com synchronous counter clearing is shown in figure 10.63. [1] Clear bits CST of the timer start register (TSTR) in the MTU2S to 0, and halt count operation. Clear bits CST of TSTR in the MTU2 to 0, and halt count operation. [2] Set the complementary PWM mode in the MTU2S and compare match/input capture operation in the MTU2. When bit WRE in TWCR should be set, make appropriate setting here. [3] Set bits CST3 and CST4 of TSTR in the MTU2S to 1 to start count operation. For MTU2-MTU2S synchronous counter clearing, set bits CST of TSTR in the MTU2 to 1 to start count operation in any one of TCNT_0 to TCNT_2. [4] Read TWCR and then set bit SCC in TWCR to 1 to suppress MTU2-MTU2S synchronous counter clearing*. Here, do not modify the CCE and WRE bit values in TWCR of the MTU2S. MTU2-MTU2S synchronous counter clearing is suppressed in the intervals shown in figure 10.62. Note: * The SCC bit value can be modified during counter operation. However, if a synchronous clearing occurs when bit SCC is modified from 0 to 1, the synchronous clearing may not be suppressed. If a synchronous clearing occurs when bit SCC is modified from 1 to 0, the synchronous clearing may be suppressed. MTU2-MTU2S synchronous counter clearing suppress Stop count operation (MTU2 and MTU2S) [1] * Set the following. * Complementary PWM mode (MTU2S) * Compare match/input capture operation (MTU2) * Bit WRE in TWCR (MTU2S) [2] Start count operation (MTU2 and MTU2S) [3] Set bit SCC in TWCR (MTU2S) [4] Output waveform control at synchronous counter clearing and synchronous counter clearing suppress Figure 10.63 Example of Procedure for Suppressing MTU2-MTU2S Synchronous Counter Clearing Examples of Suppression of MTU2-MTU2S Synchronous Counter Clearing Figures 10.64 to 10.67 show examples of operation in which the MTU2S operates in complementary PWM mode and MTU2-MTU2S synchronous counter clearing is suppressed by setting the SCC bit in TWCR in the MTU2S to 1. In the examples shown in figures 10.64 to 10.67, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure 10.56, respectively. In these examples, the WRE bit in TWCR of the MTU2S is set to 1. Rev. 2.00 Sep. 10, 2008 Page 390 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MTU2-MTU2S synchronous clearing www..com Bit WRE = 1 Bit SCC = 1 TGRA_3 TCDR TGRB_3 TCNT_3 (MTU2S) Counters are not cleared TCNT_4 (MTU2S) TDDR H'0000 Positive phase Negative phase Output waveform is active-low. Figure 10.64 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S) Rev. 2.00 Sep. 10, 2008 Page 391 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MTU2-MTU2S synchronous clearing www..com Bit WRE = 1 Bit SCC = 1 TGRA_3 TCDR TGRB_3 TCNT_3 (MTU2S) Counters are not cleared TCNT_4 (MTU2S) TDDR H'0000 Positive phase Negative phase Output waveform is active-low. Figure 10.65 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S) Rev. 2.00 Sep. 10, 2008 Page 392 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MTU2-MTU2S synchronous clearing www..com Bit WRE = 1 Bit SCC = 1 TGRA_3 TCDR TGRB_3 TCNT_3 (MTU2S) TCNT_4 (MTU2S) TDDR H'0000 Positive phase Negative phase Output waveform is active-low. Counters are not cleared Figure 10.66 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S) Rev. 2.00 Sep. 10, 2008 Page 393 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Bit WRE = 1 Bit SCC = 1 TGRA_3 TCDR MTU2-MTU2S synchronous clearing www..com TGRB_3 TCNT_3 (MTU2S) TCNT_4 (MTU2S) TDDR H'0000 Counters are cleared Positive phase Negative phase Output waveform is active-low. Initial value output is suppressed. Figure 10.67 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S) Rev. 2.00 Sep. 10, 2008 Page 394 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 16. Counter Clearing by TGRA_3 Compare Match In complementary PWM mode, by setting the CCE bit in the timer waveform control register www..com (TWCR), it is possible to have TCNT_3, TCNT_4, and TCNTS cleared by TGRA_3 compare match. Figure 10.68 illustrates an operation example. Notes: 1. Use this function only in complementary PWM mode 1 (transfer at crest) 2. Do not specify synchronous clearing by another channel (do not set the SYNC0 to SYNC4 bits in the timer synchronous register (TSYR) to 1 or the CE0A, CE0B, CE0C, CE0D, CE1A, CE1B, CE1C, and CE1D bits in the timer synchronous clear register (TSYCR) to 1). 3. Do not set the PWM duty value to H'0000. 4. Do not set the PSYE bit in timer output control register 1 (TOCR1) to 1. Counter cleared by TGRA_3 compare match TGRA_3 TCDR TGRB_3 TDDR H'0000 Output waveform Output waveform Output waveform is active-high. Figure 10.68 Example of Counter Clearing Operation by TGRA_3 Compare Match Rev. 2.00 Sep. 10, 2008 Page 395 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 17. Example of AC Synchronous Motor (Brushless DC Motor) Drive Waveform Output In complementary PWM mode, a brushless DC motor can easily be controlled using the timer www..com gate control register (TGCR). Figures 10.69 to 10.72 show examples of brushless DC motor drive waveforms created using TGCR. When output phase switching for a 3-phase brushless DC motor is performed by means of external signals detected with a Hall element, etc., clear the FB bit in TGCR to 0. In this case, the external signals indicating the polarity position are input to channel 0 timer input pins TIOC0A, TIOC0B, and TIOC0C (set with PFC). When an edge is detected at pin TIOC0A, TIOC0B, or TIOC0C, the output on/off state is switched automatically. When the FB bit is 1, the output on/off state is switched when the UF, VF, or WF bit in TGCR is cleared to 0 or set to 1. The drive waveforms are output from the complementary PWM mode 6-phase output pins. With this 6-phase output, in the case of on output, it is possible to use complementary PWM mode output and perform chopping output by setting the N bit or P bit to 1. When the N bit or P bit is 0, level output is selected. The 6-phase output active level (on output level) can be set with the OLSN and OLSP bits in the timer output control register (TOCR) regardless of the setting of the N and P bits. External input TIOC0A pin TIOC0B pin TIOC0C pin 6-phase output TIOC3B pin TIOC3D pin TIOC4A pin TIOC4C pin TIOC4B pin TIOC4D pin When BDC = 1, N = 0, P = 0, FB = 0, output active level = high Figure 10.69 Example of Output Phase Switching by External Input (1) Rev. 2.00 Sep. 10, 2008 Page 396 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) External input TIOC0A pin www..com TIOC0B pin TIOC0C pin 6-phase output TIOC3B pin TIOC3D pin TIOC4A pin TIOC4C pin TIOC4B pin TIOC4D pin When BDC = 1, N = 1, P = 1, FB = 0, output active level = high Figure 10.70 Example of Output Phase Switching by External Input (2) TGCR UF bit VF bit WF bit 6-phase output TIOC3B pin TIOC3D pin TIOC4A pin TIOC4C pin TIOC4B pin TIOC4D pin When BDC = 1, N = 0, P = 0, FB = 1, output active level = high Figure 10.71 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (1) Rev. 2.00 Sep. 10, 2008 Page 397 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TGCR UF bit www..com VF bit WF bit 6-phase output TIOC3B pin TIOC3D pin TIOC4A pin TIOC4C pin TIOC4B pin TIOC4D pin When BDC = 1, N = 1, P = 1, FB = 1, output active level = high Figure 10.72 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (2) 18. A/D Converter Start Request Setting In complementary PWM mode, an A/D converter start request can be issued using a TGRA_3 compare-match, TCNT_4 underflow (trough), or compare-match on a channel other than channels 3 and 4. When start requests using a TGRA_3 compare-match are specified, A/D conversion can be started at the crest of the TCNT_3 count. A/D converter start requests can be set by setting the TTGE bit to 1 in the timer interrupt enable register (TIER). To issue an A/D converter start request at a TCNT_4 underflow (trough), set the TTGE2 bit in TIER_4 to 1. Rev. 2.00 Sep. 10, 2008 Page 398 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Interrupt Skipping in Complementary PWM Mode: Interrupts TGIA_3 (at the crest) and TCIV_4 (at the trough) in channels 3 and 4 can be skipped up to seven times by making settings in the timer interrupt skipping set register (TITCR). Transfers from a buffer register to a temporary register or a compare register can be skipped in coordination with interrupt skipping by making settings in the timer buffer transfer register (TBTER). For the linkage with buffer registers, refer to description 3, Buffer Transfer Control Linked with Interrupt Skipping, below. A/D converter start requests generated by the A/D converter start request delaying function can also be skipped in coordination with interrupt skipping by making settings in the timer A/D converter request control register (TADCR). For the linkage with the A/D converter start request delaying function, refer to section 10.4.9, A/D Converter Start Request Delaying Function. The setting of the timer interrupt skipping setting register (TITCR) must be done while the TGIA_3 and TCIV_4 interrupt requests are disabled by the settings of registers TIER_3 and TIER_4 along with under the conditions in which TGFA_3 and TCFV_4 flag settings by compare match never occur. Before changing the skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter. 1. Example of Interrupt Skipping Operation Setting Procedure Figure 10.73 shows an example of the interrupt skipping operation setting procedure. Figure 10.74 shows the periods during which interrupt skipping count can be changed. [1] Set bits T3AEN and T4VEN in the timer interrupt skipping set register (TITCR) to 0 to clear the skipping counter. [2] Specify the interrupt skipping count within the range from 0 to 7 times in bits 3ACOR2 to 3ACOR0 and 4VCOR2 to 4VCOR0 in TITCR, and enable interrupt skipping through bits T3AEN and T4VEN. Note: The setting of TITCR must be done while the TGIA_3 and TCIV_4 interrupt requests are disabled by the settings of TIER_3 and TIER_4 along with under the conditions in which TGFA_3 and TCFV_4 flag settings by compare match never occur. Before changing the skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter. www..com Interrupt skipping Clear interrupt skipping counter [1] Set skipping count and enable interrupt skipping [2] Figure 10.73 Example of Interrupt Skipping Operation Setting Procedure Rev. 2.00 Sep. 10, 2008 Page 399 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) www..com TCNT_3 TCNT_4 Period during which changing skipping count can be performed Period during which changing skipping count can be performed Period during which changing skipping count can be performed Period during which changing skipping count can be performed Figure 10.74 Periods during which Interrupt Skipping Count can be Changed 2. Example of Interrupt Skipping Operation Figure 10.75 shows an example of TGIA_3 interrupt skipping in which the interrupt skipping count is set to three by the 3ACOR bit and the T3AEN bit is set to 1 in the timer interrupt skipping set register (TITCR). Interrupt skipping period TGIA_3 interrupt flag set signal Interrupt skipping period Skipping counter 00 01 02 03 00 01 02 03 TGFA_3 flag Figure 10.75 Example of Interrupt Skipping Operation Rev. 2.00 Sep. 10, 2008 Page 400 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 3. Buffer Transfer Control Linked with Interrupt Skipping In complementary PWM mode, whether to transfer data from a buffer register to a temporary www..com register and whether to link the transfer with interrupt skipping can be specified with the BTE1 and BTE0 bits in the timer buffer transfer set register (TBTER). Figure 10.76 shows an example of operation when buffer transfer is suppressed (BTE1 = 0 and BTE0 = 1). While this setting is valid, data is not transferred from the buffer register to the temporary register. Figure 10.77 shows an example of operation when buffer transfer is linked with interrupt skipping (BTE1 = 1 and BET0 = 0). While this setting is valid, data is not transferred from the buffer register outside the buffer transfer-enabled period. Note that the buffer transfer-enabled period depends on the T3AEN and T4VEN bit settings in the timer interrupt skipping set register (TITCR). Figure 10.78 shows the relationship between the T3AEN and T4VEN bit settings in TITCR and buffer transfer-enabled period. Note: This function must always be used in combination with interrupt skipping. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), make sure that buffer transfer is not linked with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTER) to 0). If buffer transfer is linked with interrupt skipping while interrupt skipping is disabled, buffer transfer is never performed. Rev. 2.00 Sep. 10, 2008 Page 401 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) www..com TCNT_3 TCNT_4 data1 Bit BTE0 in TBTER Bit BTE1 in TBTER Buffer register Data1 (1) Data2 (3) Data* (2) Data2 Temporary register General register Data* Buffer transfer is suppressed Data2 [Legend] (1) No data is transferred from the buffer register to the temporary register in the buffer transfer-disabled period (bits BTE1 and BTE0 in TBTER are set to 0 and 1, respectively). (2) Data is transferred from the temporary register to the general register even in the buffer transfer-disabled period. (3) After buffer transfer is enabled, data is transferred from the buffer register to the temporary register. Note: * When buffer transfer at the crest is selected. Figure 10.76 Example of Operation when Buffer Transfer is Suppressed (BTE1 = 0 and BTE0 = 1) Rev. 2.00 Sep. 10, 2008 Page 402 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) www..com TCNT_3 TCNT_4 Buffer transfer-enabled period Buffer register Data* Data1 Data2 Temporary register Data* Data2 General register Note: * Buffer transfer at the crest is selected. The skipping count is set to three. T3AEN is set to 1. Data* Data2 Figure 10.77 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (BTE1 = 1 and BTE0 = 0) Skipping counter 3ACNT 0 1 2 3 0 1 2 3 0 Skipping counter 4VCNT 0 1 2 3 0 1 2 3 Buffer transfer-enabled period (T3AEN is set to 1) Buffer transfer-enabled period (T4VEN is set to 1) Buffer transfer-enabled period (T3AEN and T4VEN are set to 1) Note: * The skipping count is set to three. Figure 10.78 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period Rev. 2.00 Sep. 10, 2008 Page 403 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Complementary PWM Mode Output Protection Function: Complementary PWM mode output has the following protection functions. www..com 1. Register and counter miswrite prevention function With the exception of the buffer registers, which can be rewritten at any time, access by the CPU can be enabled or disabled for the mode registers, control registers, compare registers, and counters used in complementary PWM mode by means of the RWE bit in the timer read/write enable register (TRWER). The applicable registers are some (21 in total) of the registers in channels 3 and 4 shown in the following: TCR_3 and TCR_4, TMDR_3 and TMDR_4, TIORH_3 and TIORH_4, TIORL_3 and TIORL_4, TIER_3 and TIER_4, TCNT_3 and TCNT_4, TGRA_3 and TGRA_4, TGRB_3 and TGRB_4, TOER, TOCR, TGCR, TCDR, and TDDR. This function enables miswriting due to CPU runaway to be prevented by disabling CPU access to the mode registers, control registers, and counters. When the applicable registers are read in the access-disabled state, undefined values are returned. Writing to these registers is ignored. 2. Halting of PWM output by external signal The 6-phase PWM output pins can be set automatically to the high-impedance state by inputting specified external signals. There are four external signal input pins. See section 12, Port Output Enable (POE), for details. 3. Halting of PWM output when oscillator is stopped If it is detected that the clock input to this LSI has stopped, the 6-phase PWM output pins automatically go to the high-impedance state. The pin states are not guaranteed when the clock is restarted. See section 4.7, Function for Detecting Oscillator Stop. Rev. 2.00 Sep. 10, 2008 Page 404 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.9 A/D Converter Start Request Delaying Function www..com A/D converter start requests can be issued in channel 4 by making settings in the timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCORA_4 and TADCORB_4), and timer A/D converter start request cycle set buffer registers (TADCOBRA_4 and TADCOBRB_4). The A/D converter start request delaying function compares TCNT_4 with TADCORA_4 or TADCORB_4, and when their values match, the function issues a respective A/D converter start request (TRG4AN or TRG4BN). A/D converter start requests (TRG4AN and TRG4BN) can be skipped in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in TADCR. 1. Example of Procedure for Specifying A/D Converter Start Request Delaying Function Figure 10.79 shows an example of procedure for specifying the A/D converter start request delaying function. [1] Set the cycle in the timer A/D converter start request cycle buffer register (TADCOBRA_4 or TADCOBRB_4) and timer A/D converter start request cycle register (TADCORA_4 or TADCORB_4). (The same initial value must be specified in the cycle buffer register and cycle register.) [2] Use bits BF1 and BF2 in the timer A/D converter start request control register (TADCR) to specify the timing of transfer from the timer A/D converter start request cycle buffer register to A/D converter start request cycle register. * Specify whether to link with interrupt skipping through bits ITA3AE, ITA4VE, ITB3AE, and ITB4VE. * Use bits TU4AE, DT4AE, UT4BE, and DT4BE to enable A/D conversion start requests (TRG4AN or TRG4BN). Notes: 1. Perform TADCR setting while TCNT_4 is stopped. 2. Do not set BF1 to 1 when complementary PWM mode is not selected. 3. Do not set ITA3AE, ITA4VE, ITB3AE, ITB4VE, DT4AE, or DT4BE to 1 when complementary PWM mode is not selected. A/D converter start request delaying function Set A/D converter start request cycle [1] * Set the timing of transfer from cycle set buffer register * Set linkage with interrupt skipping * Enable A/D converter start request delaying function [2] A/D converter start request delaying function Figure 10.79 Example of Procedure for Specifying A/D Converter Start Request Delaying Function Rev. 2.00 Sep. 10, 2008 Page 405 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 2. Basic Operation Example of A/D Converter Start Request Delaying Function Figure 10.80 shows a basic example of A/D converter request signal (TRG4AN) operation www..com when the trough of TCNT_4 is specified for the buffer transfer timing and an A/D converter start request signal is output during TCNT_4 down-counting. Transfer from cycle buffer register to cycle register Transfer from cycle buffer register to cycle register Transfer from cycle buffer register to cycle register TADCORA_4 TCNT_4 TADCOBRA_4 A/D converter start request (TRG4AN) (Complementary PWM mode) Figure 10.80 Basic Example of A/D Converter Start Request Signal (TRG4AN) Operation 3. Buffer Transfer The data in the timer A/D converter start request cycle set registers (TADCORA_4 and TADCORB_4) is updated by writing data to the timer A/D converter start request cycle set buffer registers (TADCOBRA_4 and TADCOBRB_4). Data is transferred from the buffer registers to the respective cycle set registers at the timing selected with the BF1 and BF0 bits in the timer A/D converter start request control register (TADCR_4). 4. A/D Converter Start Request Delaying Function Linked with Interrupt Skipping A/D converter start requests (TRG4AN and TRG4BN) can be issued in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR). Figure 10.81 shows an example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT_4 up-counting and down-counting and A/D converter start requests are linked with interrupt skipping. Figure 10.82 shows another example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT_4 up-counting and A/D converter start requests are linked with interrupt skipping. Rev. 2.00 Sep. 10, 2008 Page 406 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Note: This function must be used in combination with interrupt skipping. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt www..com skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), make sure that A/D converter start requests are not linked with interrupt skipping (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0). TCNT_4 TADCORA_4 TGIA_3 interrupt skipping counter TCIV_4 interrupt skipping counter 00 00 01 01 02 02 00 00 01 01 TGIA_3 A/D request-enabled period TCIV_4 A/D request-enabled period A/D converter start request (TRG4AN) When linked with TGIA_3 and TCIV_4 interrupt skipping When linked with TGIA_3 interrupt skipping When linked with TCIV_4 interrupt skipping Note: * When the interrupt skipping count is set to two. (UT4AE/DT4AE = 1) Figure 10.81 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping Rev. 2.00 Sep. 10, 2008 Page 407 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TCNT_4 www..com TADCORA_4 TGIA_3 interrupt skipping counter TCIV_4 interrupt skipping counter 00 00 01 01 02 02 00 00 01 01 TGIA_3 A/D request-enabled period TCIV_4 A/D request-enabled period A/D converter start request (TRG4AN) When linked with TGIA_3 and TCIV_4 interrupt skipping When linked with TGIA_3 interrupt skipping When linked with TCIV_4 interrupt skipping UT4AE = 1 DT4AE = 0 Note: * When the interrupt skipping count is set to two. Figure 10.82 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping Rev. 2.00 Sep. 10, 2008 Page 408 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.10 MTU2-MTU2S Synchronous Operation www..com MTU2-MTU2S Synchronous Counter Start: The counters in the MTU2 and MTU2S which operate at different clock systems can be started synchronously by making the TCSYSTR settings in the MTU2. 1. Example of MTU2-MTU2S Synchronous Counter Start Setting Procedure Figure 10.83 shows an example of synchronous counter start setting procedure. [1] Use TSTR registers in the MTU2 and MTU2S and halt the counters used for synchronous start operation. [2] Specify necessary operation with appropriate registers such as TCR and TMDR. Stop count operation [1] [3] In TCSYSTR in the MTU2, set the bits corresponding to the counters to be started synchronously to 1. The TSTRs are automatically set appropriately and the counters start synchronously. Notes: 1. Even if a bit in TCSYSTR corresponding to an operating counter is cleared to 0, the counter will not stop. To stop the counter, clear the corresponding bit in TSTR to 0 directly. 2. To start channels 3 and 4 in reset-synchronized PWM mode or complementary PWM mode, make appropriate settings in TCYSTR according to the TSTR setting for the respective mode. For details, refer to section 10.4.7, Reset-Synchronized PWM Mode, and section 10.4.8, Complementary PWM Mode. MTU2-MTU2S synchronous counter start Set the necessary operation [2] Set TCSYSTR [3] Figure 10.83 Example of Synchronous Counter Start Setting Procedure Rev. 2.00 Sep. 10, 2008 Page 409 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 2. Examples of Synchronous Counter Start Operation Figures 10.84 (1), 10.84 (2), 10.84 (3), and 10.84 (4) show examples of synchronous counter www..com start operation when the clock frequency ratio between the MTU2 and MTU2S is 1:1, 1:2, 1:3, and 1:4, respectively. In these examples, the counter clock of the MTU2 is MP/1. MTU2 clock MTU2S clock Automatically cleared after TCSYSTR setting is made TCSYSTR H'00 H'51 H'00 MTU2/TSTR H'00 H'42 MTU2S/TSTR H'00 H'80 MTU2/TCNT_1 H'0000 H'0001 H'0002 MTU2S/TCNT_4 H'0000 H'0001 H'0002 Figure 10.84 (1) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:1) Rev. 2.00 Sep. 10, 2008 Page 410 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MTU2 clock www..com MTU2S clock Automatically cleared after TCSYSTR setting is made TCSYSTR H'00 H'51 H'00 MTU2/TSTR H'00 H'42 MTU2S/TSTR H'00 H'80 MTU2/TCNT_1 H'0000 H'0001 H'0002 H'0002 H'0004 H'0003 MTU2S/TCNT_4 H'0000 H'0001 Figure 10.84 (2) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:2) MTU2 clock MTU2S clock Automatically cleared after TCSYSTR setting is made TCSYSTR H'00 H'51 H'00 MTU2/TSTR H'00 H'42 MTU2S/TSTR H'00 H'80 MTU2/TCNT_1 H'0000 H'0001 H'0002 H'0004 H'0002 MTU2S/TCNT_4 H'0000 H'0001 H'0003 Figure 10.84 (3) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:3) Rev. 2.00 Sep. 10, 2008 Page 411 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MTU2 clock www..com MTU2S clock Automatically cleared after TCSYSTR setting is made TCSYSTR H'00 H'51 H'00 MTU2/TSTR H'00 H'42 MTU2S/TSTR H'00 H'80 MTU2/TCNT_1 H'0000 H'0001 H'0002 H'0004 H'0002 MTU2S/TCNT_4 H'0000 H'0001 H'0003 Figure 10.84 (4) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:4) Rev. 2.00 Sep. 10, 2008 Page 412 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (MTU2-MTU2S Synchronous Counter Clearing): The MTU2S counters can be cleared by sources for setting the www..com flags in TSR_0 to TSR_2 in the MTU2 through the TSYCR_3 settings in the MTU2S. 1. Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source Figure 10.85 shows an example of procedure for specifying MTU2S counter clearing by MTU2 flag setting source. MTU2S counter clearing by MTU2S flag setting source [1] Use TSTR registers in the MTU2 and MTU2S and halt the counters used for this function. [2] Use TSYCR_3 in the MTU2S to specify the flag setting source to be used for the TCNT_3 and TCNT_4 clearing source. [3] Start TCNT_3 or TCNT_4 in the MTU2S. Stop count operation [1] Set TSYCR_3 [2] [4] Start TCNT_0, TCNT_1, or TCNT_2 in the MTU2. Note: The TSYCR_3 setting is ignored while the counter is stopped. The setting becomes valid after TCNT_3 or TCNT4 is started. Start channel 3 or 4 in MTU2S [3] Start one of channels 0 to 2 in MTU2 [4] Figure 10.85 Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source Rev. 2.00 Sep. 10, 2008 Page 413 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 2. Examples of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source Figures 10.86 (1) and 10.86 (2) show examples of MTS2S counter clearing caused by MTU2 www..com flag setting source. TSYCR_3 H'00 H'80 TCNT_0 value in MTU2 TGRA_0 TCNT_0 in MTU2 Compare match between TCNT_0 and TGRA_0 H'0000 TCNT_4 value in MTU2S Time TCNT_4 in MTU2S H'0000 Time Figure 10.86 (1) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (1) TSYCR_3 H'00 H'F0 TCNT_0 value in MTU2 TGRD_0 TGRB_0 TGRC_0 TGRA_0 H'0000 TCNT_4 value in MTU2S Compare match between TCNT_0 and TGR TCNT_0 in MTU2 Time TCNT_4 in MTU2S H'0000 Time Figure 10.86 (2) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (2) Rev. 2.00 Sep. 10, 2008 Page 414 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.11 External Pulse Width Measurement The pulse widths of up to three external input lines can be measured in channel 5. Example of External Pulse Width Measurement Setting Procedure: External pulse width measurement www..com [1] Use bits TPSC1 and TPSC0 in TCR to select the counter clock. [2] In TIOR, select the high level or low level for the pulse width measuring condition. [3] Set bits CST in TSTR to 1 to start count operation. Select counter clock [1] Select pulse width measuring conditions [2] Start count operation [3] Notes: 1. Do not set bits CMPCLR5U, CMPCLR5V, or CMPCLR5W in TCNTCMPCLR to 1. 2. Do not set bits TGIE5U, TGIE5V, or TGIE5W in TIER_5 to 1. 3. The value in TCNT is not captured in TGR. Figure 10.87 Example of External Pulse Width Measurement Setting Procedure Example of External Pulse Width Measurement: MP TIC5U TCNT5_U 0000 0001 0002 0003 0004 0005 0006 0007 0007 0008 0009 000A 000B Figure 10.88 Example of External Pulse Width Measurement (Measuring High Pulse Width) Rev. 2.00 Sep. 10, 2008 Page 415 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.12 Dead Time Compensation www..com By measuring the delay of the output waveform and reflecting it to duty, the external pulse width measurement function can be used as the dead time compensation function while the complementary PWM is in operation. Tdead Upper arm signal Lower arm signal Inverter output detection signal Tdelay Dead time delay signal Figure 10.89 Delay in Dead Time in Complementary PWM Operation Rev. 2.00 Sep. 10, 2008 Page 416 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Example of Dead Time Compensation Setting Procedure: Figure 10.90 shows an example of dead time compensation setting procedure by using three counters in channel 5. www..com [1] Place channels 3 and 4 in complementary PWM mode. For details, refer to section 10.4.8, Complementary PWM Mode. Complementary PWM mode [1] [2] Specify the external pulse width measurement function for the target TIOR in channel 5. For details, refer to section 10.4.11, External Pulse Width Measurement. [2] [3] Set bits CST3 and CST4 in TSTR and bits CST5U, CST5V, and CST5W in TSTR2 to 1 to start count operation. Start count operation in channels 3 to 5 [3] [4] When the capture condition specified in TIOR is satisfied, the TCNT_5 value is captured in TGR_5. [5] For U-phase dead time compensation, when an interrupt is generated at the crest (TGIA_3) or trough (TCIV_4) in complementary PWM mode, read the TGRU_5 value, calculate the difference in time in TGRB_3, and write the corrected value to TGRD_3 in the interrupt processing. For the V phase and W phase, read the TGRV_5 and TGRW_5 values and write the corrected values to TGRC_4 and TGRD_4, respectively, in the same way as for U-phase compensation. The TCNT_5 value should be cleared through the TCNTCMPCLR setting or by software. Notes: The PFC settings must be completed in advance. * As an interrupt flag is set under the capture condition specified in TIOR, do not enable interrupt requests in TIER_5. External pulse width measurement TCNT_5 input capture occurs [4] * Interrupt processing [5] Figure 10.90 Example of Dead Time Compensation Setting Procedure MTU ch3/4 ch5 Complementary PWM output DC + Level conversion Dead time delay input W Inverter output monitor signals V U V U W U V W Motor Figure 10.91 Example of Motor Control Circuit Configuration Rev. 2.00 Sep. 10, 2008 Page 417 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.4.13 TCNT Capture at Crest and/or Trough in Complementary PWM Operation The TCNT value is captured in TGR at either the crest or trough or at both the crest and trough during complementary PWM operation. The timing for capturing in TGR can be selected by TIOR. Figure 10.92 is an operating example in which TCNT is used as a free-running counter without being cleared, and the TCNT value is captured in TGR at the specified timing (either crest or trough, or both crest and trough). www..com TGRA_4 Tdead Upper arm signal Lower arm signal Inverter output monitor signal Tdelay Dead time delay signal Up-count/down-count signal (udflg) TCNT[15:0] TGR[15:0] 3DE7 3E5B 3DE7 3E5B 3ED3 3ED3 3F37 3F37 3FAF 3FAF Figure 10.92 TCNT Capturing at Crest and/or Trough in Complementary PWM Operation Rev. 2.00 Sep. 10, 2008 Page 418 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.5 10.5.1 Interrupt Sources www..com Interrupt Sources and Priorities There are three kinds of MTU2 interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt request signals to be enabled or disabled individually. When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0. Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is fixed. For details, see section 6, Interrupt Controller (INTC). Table 10.57 lists the MTU2 interrupt sources. Rev. 2.00 Sep. 10, 2008 Page 419 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.57 MTU2 Interrupts Channel Name Interrupt Source TGRA_0 input capture/compare match TGRB_0 input capture/compare match Interrupt Flag TGFA_0 TGFB_0 TGFC_0 TGFD_0 TCFV_0 TGFE_0 TGFF_0 TGFA_1 TGFB_1 TCFV_1 TCFU_1 TGFA_2 TGFB_2 TCFV_2 TCFU_2 TGFA_3 TGFB_3 TGFC_3 TGFD_3 TCFV_3 TGFA_4 TGFB_4 TGFC_4 TGFD_4 TCFV_4 TGFU_5 TGFV_5 TGFW_5 www..com DTC Activation Priority Possible Possible Possible Possible Not possible Not possible Not possible Possible Possible Not possible Not possible Possible Possible Not possible Not possible Possible Possible Possible Possible Not possible Possible Possible Possible Possible Possible Possible Possible Possible Low High 0 TGIA_0 TGIB_0 TGIC_0 TGRC_0 input capture/compare match TGID_0 TGRD_0 input capture/compare match TCIV_0 TGIE_0 TGIF_0 1 TGIA_1 TGIB_1 TCIV_1 TCIU_1 2 TGIA_2 TGIB_2 TCIV_2 TCIU_2 3 TGIA_3 TGIB_3 TCNT_0 overflow TGRE_0 compare match TGRF_0 compare match TGRA_1 input capture/compare match TGRB_1 input capture/compare match TCNT_1 overflow TCNT_1 underflow TGRA_2 input capture/compare match TGRB_2 input capture/compare match TCNT_2 overflow TCNT_2 underflow TGRA_3 input capture/compare match TGRB_3 input capture/compare match TGIC_3 TGRC_3 input capture/compare match TGID_3 TGRD_3 input capture/compare match TCIV_3 4 TGIA_4 TGIB_4 TCNT_3 overflow TGRA_4 input capture/compare match TGRB_4 input capture/compare match TGIC_4 TGRC_4 input capture/compare match TGID_4 TGRD_4 input capture/compare match TCIV_4 5 TCNT_4 overflow/underflow TGIU_5 TGRU_5 input capture/compare match TGIV_5 TGRV_5 input capture/compare match TGIW_5 TGRW_5 input capture/compare match Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller. Rev. 2.00 Sep. 10, 2008 Page 420 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Input Capture/Compare Match Interrupt: An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a www..com TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The MTU2 has 21 input capture/compare match interrupts, six for channel 0, four each for channels 3 and 4, two each for channels 1 and 2, and three for channel 5. The TGFE_0 and TGFF_0 flags in channel 0 are not set by the occurrence of an input capture. Overflow Interrupt: An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The MTU2 has five overflow interrupts, one for each channel. Underflow Interrupt: An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The MTU2 has two underflow interrupts, one each for channels 1 and 2. 10.5.2 DTC Activation DTC Activation: The DTC can be activated by the TGR input capture/compare match interrupt in each channel or the overflow interrupt in channel 4. For details, see section 8, Data Transfer Controller (DTC). A total of 20 MTU2 input capture/compare match interrupts and overflow interrupts can be used as DTC activation sources, four each for channels 0 and 3, two each for channels 1 and 2, five for channel 4, and three for channel 5. Rev. 2.00 Sep. 10, 2008 Page 421 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.5.3 A/D Converter Activation www..com The A/D converter can be activated by one of the following three methods in the MTU2. Table 10.58 shows the relationship between interrupt sources and A/D converter start request signals. A/D Converter Activation by TGRA Input Capture/Compare Match or at TCNT_4 Trough in Complementary PWM Mode: The A/D converter can be activated by the occurrence of a TGRA input capture/compare match in each channel. In addition, if complementary PWM operation is performed while the TTGE2 bit in TIER_4 is set to 1, the A/D converter can be activated at the trough of TCNT_4 count (TCNT_4 = H'0000). A/D converter start request signal TRGAN is issued to the A/D converter under either one of the following conditions. * When the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel while the TTGE bit in TIER is set to 1 * When the TCNT_4 count reaches the trough (TCNT_4 = H'0000) during complementary PWM operation while the TTGE2 bit in TIER_4 is set to 1 When either condition is satisfied, if A/D converter start signal TRGAN from the MTU2 is selected as the trigger in the A/D converter, A/D conversion will start. A/D Converter Activation by Compare Match between TCNT_0 and TGRE_0: The A/D converter can be activated by generating A/D converter start request signal TRG0N when a compare match occurs between TCNT_0 and TGRE_0 in channel 0. When the TGFE flag in TSR2_0 is set to 1 by the occurrence of a compare match between TCNT_0 and TGRE_0 in channel 0 while the TTGE2 bit in TIER2_0 is set to 1, A/D converter start request TGR0N is issued to the A/D converter. If A/D converter start signal TGR0N from the MTU2 is selected as the trigger in the A/D converter, A/D conversion will start. A/D Converter Activation by A/D Converter Start Request Delaying Function: The A/D converter can be activated by generating A/D converter start request signal TRG4AN or TRG4BN when the TCNT_4 count matches the TADCORA or TADCORB value if the TAD4AE or TAD4BE bit in the A/D converter start request control register (TADCR) is set to 1. For details, refer to section 10.4.9, A/D Converter Start Request Delaying Function. A/D conversion will start if A/D converter start signal TRG4AN from the MTU2 is selected as the trigger in the A/D converter when TRG4AN is generated or if TRG4BN from the MTU2 is selected as the trigger in the A/D converter when TRG4BN is generated. Rev. 2.00 Sep. 10, 2008 Page 422 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Table 10.58 Interrupt Sources and A/D Converter Start Request Signals Target Registers TGRA_0 and TCNT_0 TGRA_1 and TCNT_1 TGRA_2 and TCNT_2 TGRA_3 and TCNT_3 TGRA_4 and TCNT_4 TCNT_4 TGRE_0 and TCNT_0 TADCORA and TCNT_4 TADCORB and TCNT_4 TCNT_4 Trough in complementary PWM mode Compare match TRG0N TRG4AN TRG4BN Interrupt Source Input capture/compare match www..com A/D Converter Start Request Signal TRGAN Rev. 2.00 Sep. 10, 2008 Page 423 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.6 10.6.1 Operation Timing www..com Input/Output Timing TCNT Count Timing: Figures 10.93 and 10.94 show TCNT count timing in internal clock operation, and figure 10.95 shows TCNT count timing in external clock operation (normal mode), and figure 10.96 shows TCNT count timing in external clock operation (phase counting mode). MP Internal clock TCNT input clock TCNT Falling edge Rising edge N-1 N N+1 Figure 10.93 Count Timing in Internal Clock Operation (Channels 0 to 4) MP Internal clock TCNT input clock TCNT Rising edge N-1 N Figure 10.94 Count Timing in Internal Clock Operation (Channel 5) MP External clock TCNT input clock TCNT Falling edge Rising edge N-1 N N+1 Figure 10.95 Count Timing in External Clock Operation (Channels 0 to 4) Rev. 2.00 Sep. 10, 2008 Page 424 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MP www..com External clock TCNT input clock Rising edge Falling edge TCNT N-1 N N-1 Figure 10.96 Count Timing in External Clock Operation (Phase Counting Mode) Output Compare Output Timing: A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated. Figure 10.97 shows output compare output timing (normal mode and PWM mode) and figure 10.98 shows output compare output timing (complementary PWM mode and reset synchronous PWM mode). MP TCNT input clock N N+1 TCNT TGR Compare match signal TIOC pin N Figure 10.97 Output Compare Output Timing (Normal Mode/PWM Mode) Rev. 2.00 Sep. 10, 2008 Page 425 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MP TCNT input clock www..com TCNT N N+1 TGR N Compare match signal TIOC pin Figure 10.98 Output Compare Output Timing (Complementary PWM Mode/Reset Synchronous PWM Mode) Input Capture Signal Timing: Figure 10.99 shows input capture signal timing. MP Input capture input Input capture signal TCNT N N+1 N+2 TGR N N+2 Figure 10.99 Input Capture Input Signal Timing Rev. 2.00 Sep. 10, 2008 Page 426 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Timing for Counter Clearing by Compare Match/Input Capture: Figures 10.100 and 10.101 show the timing when counter clearing on compare match is specified, and figure 10.102 shows www..com the timing when counter clearing on input capture is specified. MP Compare match signal Counter clear signal TCNT N H'0000 TGR N Figure 10.100 Counter Clear Timing (Compare Match) (Channels 0 to 4) MP Compare match signal Counter clear signal TCNT N-1 H'0000 TGR N Figure 10.101 Counter Clear Timing (Compare Match) (Channel 5) Rev. 2.00 Sep. 10, 2008 Page 427 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MP www..com Input capture signal Counter clear signal TCNT N H'0000 TGR N Figure 10.102 Counter Clear Timing (Input Capture) (Channels 0 to 5) Buffer Operation Timing: Figures 10.103 to 10.105 show the timing in buffer operation. MP TCNT Compare match buffer signal TGRA, TGRB TGRC, TGRD n n+1 n N N Figure 10.103 Buffer Operation Timing (Compare Match) MP Input capture signal TCNT TGRA, TGRB TGRC, TGRD N N+1 n N N+1 n N Figure 10.104 Buffer Operation Timing (Input Capture) Rev. 2.00 Sep. 10, 2008 Page 428 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MP www..com TCNT n H'0000 TCNT clear signal Buffer transfer signal TGRA, TGRB, TGRE TGRC, TGRD, TGRF n N N Figure 10.105 Buffer Transfer Timing (when TCNT Cleared) Buffer Transfer Timing (Complementary PWM Mode): Figures 10.106 to 10.108 show the buffer transfer timing in complementary PWM mode. MP TCNTS H'0000 TGRD_4 write signal Temporary register transfer signal Buffer register Temporary register n N n N Figure 10.106 Transfer Timing from Buffer Register to Temporary Register (TCNTS Stop) Rev. 2.00 Sep. 10, 2008 Page 429 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) MP www..com P-x P H'0000 TCNTS TGRD_4 write signal Buffer register Temporary register n N n N Figure 10.107 Transfer Timing from Buffer Register to Temporary Register (TCNTS Operating) MP TCNTS P-1 P H'0000 Buffer transfer signal Temporary register Compare register N n N Figure 10.108 Transfer Timing from Temporary Register to Compare Register Rev. 2.00 Sep. 10, 2008 Page 430 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.6.2 Interrupt Signal Timing www..com TGF Flag Setting Timing in Case of Compare Match: Figures 10.109 and 10.110 show the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing. MP TCNT input clock TCNT N N+1 TGR Compare match signal TGF flag N TGI interrupt Figure 10.109 TGI Interrupt Timing (Compare Match) (Channels 0 to 4) MP TCNT input clock TCNT N-1 N TGR Compare match signal TGF flag N TGI interrupt Figure 10.110 TGI Interrupt Timing (Compare Match) (Channel 5) Rev. 2.00 Sep. 10, 2008 Page 431 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TGF Flag Setting Timing in Case of Input Capture: Figures 10.111 and 10.112 show the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal www..com timing. MP, P Input capture signal TCNT N TGR N TGF flag TGI interrupt Figure 10.111 TGI Interrupt Timing (Input Capture) (Channels 0 to 4) MP, P Input capture signal TCNT N TGR N TGF flag TGI interrupt Figure 10.112 TGI Interrupt Timing (Input Capture) (Channel 5) Rev. 2.00 Sep. 10, 2008 Page 432 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TCFV Flag/TCFU Flag Setting Timing: Figure 10.113 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing. www..com Figure 10.114 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU interrupt request signal timing. MP, P TCNT input clock TCNT (overflow) Overflow signal H'FFFF H'0000 TCFV flag TCIV interrupt Figure 10.113 TCIV Interrupt Setting Timing MP, P TCNT input clock TCNT (underflow) Underflow signal TCFU flag H'0000 H'FFFF TCIU interrupt Figure 10.114 TCIU Interrupt Setting Timing Rev. 2.00 Sep. 10, 2008 Page 433 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Status Flag Clearing Timing: After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DTC is activated, the flag is cleared automatically. Figures 10.115 and 10.116 www..com show the timing for status flag clearing by the CPU, and figures 10.117 and 10.118 show the timing for status flag clearing by the DTC. TSR write cycle T1 T2 MP, P Address TSR address Write signal Status flag Interrupt request signal Figure 10.115 Timing for Status Flag Clearing by CPU (Channels 0 to 4) TSR write cycle T1 T2 MP, P Address TSR address Write signal Status flag Interrupt request signal Figure 10.116 Timing for Status Flag Clearing by CPU (Channel 5) Rev. 2.00 Sep. 10, 2008 Page 434 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) DTC read cycle MP, P, B DTC write cycle www..com Address Source address Destination address Status flag Interrupt request signal Flag clear signal Figure 10.117 Timing for Status Flag Clearing by DTC Activation (Channels 0 to 4) DTC read cycle MP, P, B Destination address DTC write cycle Address Source address Status flag Interrupt request signal Flag clear signal Figure 10.118 Timing for Status Flag Clearing by DTC Activation (Channel 5) Rev. 2.00 Sep. 10, 2008 Page 435 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7 10.7.1 Usage Notes www..com Module Standby Mode Setting MTU2 operation can be disabled or enabled using the standby control register. The initial setting is for MTU2 operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes. 10.7.2 Input Clock Restrictions The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The MTU2 will not operate properly at narrower pulse widths. In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.119 shows the input clock conditions in phase counting mode. Phase Phase differdifference Overlap ence Overlap TCLKA (TCLKC) TCLKB (TCLKD) Pulse width Pulse width Pulse width Pulse width Notes: Phase difference and overlap : 1.5 states or more Pulse width : 2.5 states or more Figure 10.119 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode Rev. 2.00 Sep. 10, 2008 Page 436 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.3 Caution on Period Setting www..com When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula: * Channels 0 to 4 f= MP (N + 1) * Channel 5 f= Where MP N f: MP: N: Counter frequency MTU2 peripheral clock operating frequency TGR set value 10.7.4 Contention between TCNT Write and Clear Operations If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed. Figure 10.120 shows the timing in this case. TCNT write cycle T1 T2 MP Address TCNT address Write signal Counter clear signal TCNT N H'0000 Figure 10.120 Contention between TCNT Write and Clear Operations Rev. 2.00 Sep. 10, 2008 Page 437 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.5 Contention between TCNT Write and Increment Operations www..com If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented. Figure 10.121 shows the timing in this case. TCNT write cycle T1 T2 MP Address TCNT address Write signal TCNT input clock TCNT N TCNT write data M Figure 10.121 Contention between TCNT Write and Increment Operations Rev. 2.00 Sep. 10, 2008 Page 438 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.6 Contention between TGR Write and Compare Match www..com If a compare match occurs in the T2 state of a TGR write cycle, the TGR write is executed and the compare match signal is also generated. Figure 10.122 shows the timing in this case. TGR write cycle T1 T2 MP Address TGR address Write signal Compare match signal TCNT TGR N N+1 N TGR write data M Figure 10.122 Contention between TGR Write and Compare Match Rev. 2.00 Sep. 10, 2008 Page 439 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.7 Contention between Buffer Register Write and Compare Match www..com If a compare match occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation is the data before write. Figure 10.123 shows the timing in this case. TGR write cycle T1 T2 MP Address Buffer register address Write signal Compare match signal Compare match buffer signal Buffer register write data Buffer register N M TGR N Figure 10.123 Contention between Buffer Register Write and Compare Match Rev. 2.00 Sep. 10, 2008 Page 440 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.8 Contention between Buffer Register Write and TCNT Clear www..com When the buffer transfer timing is set at the TCNT clear by the buffer transfer mode register (TBTM), if TCNT clear occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation is the data before write. Figure 10.124 shows the timing in this case. TGR write cycle T1 T2 MP Address Buffer register address Write signal TCNT clear signal Buffer transfer signal Buffer register Buffer register write data N M TGR N Figure 10.124 Contention between Buffer Register Write and TCNT Clear Rev. 2.00 Sep. 10, 2008 Page 441 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.9 Contention between TGR Read and Input Capture www..com If an input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be the data in the buffer before input capture transfer for channels 0 to 4, and the data after input capture transfer for channel 5. Figures 10.125 and 10.126 show the timing in this case. TGR read cycle T1 T2 MP Address TGR address Read signal Input capture signal TGR Internal data bus N M N Figure 10.125 Contention between TGR Read and Input Capture (Channels 0 to 4) TGR read cycle T1 T2 MP Address TGR address Read signal Input capture signal TGR Internal data bus N M M Figure 10.126 Contention between TGR Read and Input Capture (Channel 5) Rev. 2.00 Sep. 10, 2008 Page 442 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.10 Contention between TGR Write and Input Capture If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed for channels 0 to 4. For channel 5, write to TGR is performed and the input capture signal is generated. Figures 10.127 and 10.128 show the timing in this case. TGR write cycle T1 T2 MP www..com Address TGR address Write signal Input capture signal TCNT TGR M M Figure 10.127 Contention between TGR Write and Input Capture (Channels 0 to 4) TGR write cycle T1 T2 MP Address TGR address Write signal Input capture signal TCNT TGR M TGR write data N Figure 10.128 Contention between TGR Write and Input Capture (Channel 5) Rev. 2.00 Sep. 10, 2008 Page 443 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.11 Contention between Buffer Register Write and Input Capture www..com If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed. Figure 10.129 shows the timing in this case. Buffer register write cycle T2 T1 MP Address Buffer register address Write signal Input capture signal TCNT TGR Buffer register N M N M Figure 10.129 Contention between Buffer Register Write and Input Capture 10.7.12 TCNT_2 Write and Overflow/Underflow Contention in Cascade Connection With timer counters TCNT_1 and TCNT_2 in a cascade connection, when a contention occurs during TCNT_1 count (during a TCNT_2 overflow/underflow) in the T2 state of the TCNT_2 write cycle, the write to TCNT_2 is conducted, and the TCNT_1 count signal is disabled. At this point, if there is match with TGRA_1 and the TCNT_1 value, a compare signal is issued. Furthermore, when the TCNT_1 count clock is selected as the input capture source of channel 0, TGRA_0 to TGRD_0 carry out the input capture operation. In addition, when the compare match/input capture is selected as the input capture source of TGRB_1, TGRB_1 carries out input capture operation. The timing is shown in figure 10.130. For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting TCNT clearing. Rev. 2.00 Sep. 10, 2008 Page 444 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) TCNT write cycle T1 T2 www..com MP Address Write signal TCNT_2 H'FFFE H'FFFF TCNT_2 write data TGRA_2 to TGRB_2 Ch2 comparematch signal A/B TCNT_1 input clock TCNT_1 TGRA_1 Ch1 comparematch signal A TGRB_1 Ch1 input capture signal B TCNT_0 TGRA_0 to TGRD_0 Ch0 input capture signal A to D P N M M M Disabled H'FFFF N N+1 TCNT_2 address Q P Figure 10.130 TCNT_2 Write and Overflow/Underflow Contention with Cascade Connection Rev. 2.00 Sep. 10, 2008 Page 445 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.13 Counter Value during Complementary PWM Mode Stop www..com When counting operation is suspended with TCNT_3 and TCNT_4 in complementary PWM mode, TCNT_3 has the timer dead time register (TDDR) value, and TCNT_4 is held at H'0000. When restarting complementary PWM mode, counting begins automatically from the initialized state. This explanatory diagram is shown in figure 10.131. When counting begins in another operating mode, be sure that TCNT_3 and TCNT_4 are set to the initial values. TGRA_3 TCDR TCNT_3 TCNT_4 TDDR H'0000 Complementary PWM mode operation Counter operation stop Complementary PWM mode operation Complementary PMW restart Figure 10.131 Counter Value during Complementary PWM Mode Stop 10.7.14 Buffer Operation Setting in Complementary PWM Mode In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle setting register (TGRA_3), timer cycle data register (TCDR), and duty setting registers (TGRB_3, TGRA_4, and TGRB_4). In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance with bit settings BFA and BFB of TMDR_3. When TMDR_3's BFA bit is set to 1, TGRC_3 functions as a buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TGRA_4, and TCBR functions as the TCDR's buffer register. Rev. 2.00 Sep. 10, 2008 Page 446 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.15 Reset Sync PWM Mode Buffer Operation and Compare Match Flag www..com When setting buffer operation for reset sync PWM mode, set the BFA and BFB bits in TMDR_4 to 0. The TIOC4C pin will be unable to produce its waveform output if the BFA bit in TMDR_4 is set to 1. In reset sync PWM mode, the channel 3 and channel 4 buffers operate in accordance with the BFA and BFB bit settings of TMDR_3. For example, if the BFA bit in TMDR_3 is set to 1, TGRC_3 functions as the buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TGRA_4. The TGFC bit and TGFD bit in TSR_3 and TSR_4 are not set when TGRC_3 and TGRD_3 are operating as buffer registers. Figure 10.132 shows an example of operations for TGR_3, TGR_4, TIOC3, and TIOC4, with TMDR_3's BFA and BFB bits set to 1, and TMDR_4's BFA and BFB bits set to 0. TGRA_3 TCNT3 Point a Buffer transfer with compare match A3 TGRC_3 TGRA_3, TGRC_3 TGRB_3, TGRA_4, TGRB_4 Point b TGRD_3, TGRC_4, TGRD_4 H'0000 TGRB_3, TGRD_3, TGRA_4, TGRC_4, TGRB_4, TGRD_4 TIOC3A TIOC3B TIOC3D TIOC4A TIOC4C TIOC4B TIOC4D TGFC TGFD Not set Not set Figure 10.132 Buffer Operation and Compare-Match Flags in Reset Synchronous PWM Mode Rev. 2.00 Sep. 10, 2008 Page 447 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.16 Overflow Flags in Reset Synchronous PWM Mode www..com When set to reset synchronous PWM mode, TCNT_3 and TCNT_4 start counting when the CST3 bit of TSTR is set to 1. At this point, TCNT_4's count clock source and count edge obey the TCR_3 setting. In reset synchronous PWM mode, with cycle register TGRA_3's set value at H'FFFF, when specifying TGR3A compare-match for the counter clear source, TCNT_3 and TCNT_4 count up to H'FFFF, then a compare-match occurs with TGRA_3, and TCNT_3 and TCNT_4 are both cleared. At this point, TSR's overflow flag TCFV bit is not set. Figure 10.133 shows a TCFV bit operation example in reset synchronous PWM mode with a set value for cycle register TGRA_3 of H'FFFF, when a TGRA_3 compare-match has been specified without synchronous setting for the counter clear source. Counter cleared by compare match 3A TGRA_3 (H'FFFF) TCNT_3 = TCNT_4 H'0000 TCFV_3 TCFV_4 Not set Not set Figure 10.133 Reset Synchronous PWM Mode Overflow Flag Rev. 2.00 Sep. 10, 2008 Page 448 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.17 Contention between Overflow/Underflow and Counter Clearing www..com If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence. Figure 10.134 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR. MP TCNT input clock TCNT Counter clear signal TGF Disabled H'FFFF H'0000 TCFV Figure 10.134 Contention between Overflow and Counter Clearing Rev. 2.00 Sep. 10, 2008 Page 449 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.18 Contention between TCNT Write and Overflow/Underflow www..com If there is an up-count or down-count in the T2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set. Figure 10.135 shows the operation timing when there is contention between TCNT write and overflow. TCNT write cycle T2 T1 MP Address TCNT address Write signal TCNT write data TCNT H'FFFF M TCFV flag Disabled Figure 10.135 Contention between TCNT Write and Overflow 10.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to ResetSynchronized PWM Mode When making a transition from channel 3 or 4 normal operation or PWM mode 1 to resetsynchronized PWM mode, if the counter is halted with the output pins (TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, TIOC4D) in the high-level state, followed by the transition to resetsynchronized PWM mode and operation in that mode, the initial pin output will not be correct. When making a transition from normal operation to reset-synchronized PWM mode, write H'11 to registers TIORH_3, TIORL_3, TIORH_4, and TIORL_4 to initialize the output pins to low level output, then set an initial register value of H'00 before making the mode transition. When making a transition from PWM mode 1 to reset-synchronized PWM mode, first switch to normal operation, then initialize the output pins to low level output and set an initial register value of H'00 before making the transition to reset-synchronized PWM mode. Rev. 2.00 Sep. 10, 2008 Page 450 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.7.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode www..com When channels 3 and 4 are in complementary PWM mode or reset-synchronized PWM mode, the PWM waveform output level is set with the OLSP and OLSN bits in the timer output control register (TOCR). In the case of complementary PWM mode or reset-synchronized PWM mode, TIOR should be set to H'00. 10.7.21 Interrupts in Module Standby Mode If module standby mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module standby mode. 10.7.22 Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection When timer counters 1 and 2 (TCNT_1 and TCNT_2) are operated as a 32-bit counter in cascade connection, the cascade counter value cannot be captured successfully even if input-capture input is simultaneously done to TIOC1A and TIOC2A or to TIOC1B and TIOC2B. This is because the input timing of TIOC1A and TIOC2A or of TIOC1B and TIOC2B may not be the same when external input-capture signals to be input into TCNT_1 and TCNT_2 are taken in synchronization with the internal clock. For example, TCNT_1 (the counter for upper 16 bits) does not capture the count-up value by overflow from TCNT_2 (the counter for lower 16 bits) but captures the count value before the count-up. In this case, the values of TCNT_1 = H'FFF1 and TCNT_2 = H'0000 should be transferred to TGRA_1 and TGRA_2 or to TGRB_1 and TGRB_2, but the values of TCNT_1 = H'FFF0 and TCNT_2 = H'0000 are erroneously transferred. The MTU2 has a function that allows simultaneous capture of TCNT_1 and TCNT_2 with a single input-capture input as the trigger. This function allows reading of the 32-bit counter such that TCNT_1 and TCNT_2 are captured at the same time. For details, see section, 10.3.8, Timer Input Capture Control Register (TICCR). Rev. 2.00 Sep. 10, 2008 Page 451 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.8 10.8.1 MTU2 Output Pin Initialization www..com Operating Modes The MTU2 has the following six operating modes. Waveform output is possible in all of these modes. * * * * * * Normal mode (channels 0 to 4) PWM mode 1 (channels 0 to 4) PWM mode 2 (channels 0 to 2) Phase counting modes 1 to 4 (channels 1 and 2) Complementary PWM mode (channels 3 and 4) Reset-synchronized PWM mode (channels 3 and 4) The MTU2 output pin initialization method for each of these modes is described in this section. 10.8.2 Reset Start Operation The MTU2 output pins (TIOC*) are initialized low by a reset and in standby mode. Since MTU2 pin function selection is performed by the pin function controller (PFC), when the PFC is set, the MTU2 pin states at that point are output to the ports. When MTU2 output is selected by the PFC immediately after a reset, the MTU2 output initial level, low, is output directly at the port. When the active level is low, the system will operate at this point, and therefore the PFC setting should be made after initialization of the MTU2 output pins is completed. Note: Channel number and port notation are substituted for *. Rev. 2.00 Sep. 10, 2008 Page 452 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.8.3 Operation in Case of Re-Setting Due to Error During Operation, etc. www..com If an error occurs during MTU2 operation, MTU2 output should be cut by the system. Cutoff is performed by switching the pin output to port output with the PFC and outputting the inverse of the active level. For large-current pins, output can also be cut by hardware, using port output enable (POE). The pin initialization procedures for re-setting due to an error during operation, etc., and the procedures for restarting in a different mode after re-setting, are shown below. The MTU2 has six operating modes, as stated above. There are thus 36 mode transition combinations, but some transitions are not available with certain channel and mode combinations. Possible mode transition combinations are shown in table 10.59. Table 10.59 Mode Transition Combinations After Before Normal PWM1 PWM2 PCM CPWM RPWM Normal (1) (7) (13) (17) (21) (26) PWM1 (2) (8) (14) (18) (22) (27) PWM2 (3) (9) (15) (19) None None PCM (4) (10) (16) (20) None None CPWM (5) (11) None None (23) (24) (28) RPWM (6) (12) None None (25) (29) [Legend] Normal: Normal mode PWM1: PWM mode 1 PWM2: PWM mode 2 PCM: Phase counting modes 1 to 4 CPWM: Complementary PWM mode RPWM: Reset-synchronized PWM mode Rev. 2.00 Sep. 10, 2008 Page 453 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) 10.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error www..com during Operation, etc. * When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of a TIOR setting. * In PWM mode 1, since a waveform is not output to the TIOC*B (TIOC *D) pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 1. * In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 2. * In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode, carry out initialization, then set buffer mode again. * In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization, then set buffer mode again. * When making a transition to a mode (CPWM, RPWM) in which the pin output level is selected by the timer output control register (TOCR) setting, switch to normal mode and perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable channel 3 and 4 output with the timer output master enable register (TOER). Then operate the unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER setting). Note: Channel number is substituted for * indicated in this article. Rev. 2.00 Sep. 10, 2008 Page 454 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Pin initialization procedures are described below for the numbered combinations in table 10.59. The active level is assumed to be low. www..com Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.136 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in normal mode after re-setting. 1 2 3 RESET TMDR TOER (normal) (1) 5 4 6 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (normal) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Figure 10.136 Error Occurrence in Normal Mode, Recovery in Normal Mode 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. After a reset, MTU2 output is low and ports are in the high-impedance state. After a reset, the TMDR setting is for normal mode. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.) Set MTU2 output with the PFC. The count operation is started by TSTR. Output goes low on compare-match occurrence. An error occurs. Set port output with the PFC and output the inverse of the active level. The count operation is stopped by TSTR. Not necessary when restarting in normal mode. Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 455 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.137 shows an explanatory diagram of the case where an error occurs www..com in normal mode and operation is restarted in PWM mode 1 after re-setting. 1 2 3 RESET TMDR TOER (normal) (1) 5 4 6 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (PWM1) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (TIOC*B) Figure 10.137 Error Occurrence in Normal Mode, Recovery in PWM Mode 1 1 to 10 are the same as in figure 10.136. 11. Set PWM mode 1. 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 1.) 13. Set MTU2 output with the PFC. 14. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 456 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 2: Figure 10.138 shows an explanatory diagram of the case where an error occurs www..com in normal mode and operation is restarted in PWM mode 2 after re-setting. 1 2 3 RESET TMDR TOER (normal) (1) 5 4 6 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (PWM2) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (cycle register) Figure 10.138 Error Occurrence in Normal Mode, Recovery in PWM Mode 2 1 to 10 are the same as in figure 10.136. 11. Set PWM mode 2. 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 2.) 13. Set MTU2 output with the PFC. 14. Operation is restarted by TSTR. Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary. Rev. 2.00 Sep. 10, 2008 Page 457 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.139 shows an explanatory diagram of the case where an www..com error occurs in normal mode and operation is restarted in phase counting mode after re-setting. 1 2 3 RESET TMDR TOER (normal) (1) 5 4 6 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 11 Error PFC TSTR TMDR occurs (PORT) (0) (PCM) 12 13 14 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Figure 10.139 Error Occurrence in Normal Mode, Recovery in Phase Counting Mode 1 to 10 are the same as in figure 10.136. 11. 12. 13. 14. Set phase counting mode. Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary. Rev. 2.00 Sep. 10, 2008 Page 458 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.140 shows an explanatory diagram of the case where www..com an error occurs in normal mode and operation is restarted in complementary PWM mode after resetting. 12 6 7 8 9 10 11 1 2 3 4 5 14 15 16 17 18 13 RESET TMDR TOER TIOR PFC TSTR Match Error PFC TSTR TIOR TIOR TOER TOCR TMDR TOER PFC TSTR occurs (PORT) (0) (0 init (disabled) (0) (normal) (1) (1 init (MTU2) (1) (CPWM) (1) (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.140 Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode 1 to 10 are the same as in figure 10.136. 11. 12. 13. 14. 15. 16. 17. 18. Initialize the normal mode waveform generation section with TIOR. Disable operation of the normal mode waveform generation section with TIOR. Disable channel 3 and 4 output with TOER. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR. Set complementary PWM. Enable channel 3 and 4 output with TOER. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 459 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode: Figure 10.141 shows an explanatory diagram of the case www..com where an error occurs in normal mode and operation is restarted in reset-synchronized PWM mode after re-setting. 1 2 3 4 5 6 RESET TMDR TOER TIOR PFC TSTR (normal) (1) (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 Error PFC TSTR occurs (PORT) (0) 11 12 13 14 15 16 17 18 TIOR TIOR TOER TOCR TMDR TOER PFC TSTR (0 init (disabled) (0) (RPWM) (1) (MTU2) (1) 0 out) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.141 Error Occurrence in Normal Mode, Recovery in Reset-Synchronized PWM Mode 1 to 13 are the same as in figure 10.136. 14. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR. 15. Set reset-synchronized PWM. 16. Enable channel 3 and 4 output with TOER. 17. Set MTU2 output with the PFC. 18. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 460 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Normal Mode: Figure 10.142 shows an explanatory diagram of the case where an error occurs www..com in PWM mode 1 and operation is restarted in normal mode after re-setting. 1 2 3 RESET TMDR TOER (PWM1) (1) 5 4 6 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (normal) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (TIOC*B) Figure 10.142 Error Occurrence in PWM Mode 1, Recovery in Normal Mode 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. After a reset, MTU2 output is low and ports are in the high-impedance state. Set PWM mode 1. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 1, the TIOC*B side is not initialized.) Set MTU2 output with the PFC. The count operation is started by TSTR. Output goes low on compare-match occurrence. An error occurs. Set port output with the PFC and output the inverse of the active level. The count operation is stopped by TSTR. Set normal mode. Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 461 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 1: Figure 10.143 shows an explanatory diagram of the case where an error occurs www..com in PWM mode 1 and operation is restarted in PWM mode 1 after re-setting. 1 2 3 RESET TMDR TOER (PWM1) (1) 5 4 6 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (PWM1) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (TIOC*B) Not initialized (TIOC*B) Figure 10.143 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1 1 to 10 are the same as in figure 10.142. 11. 12. 13. 14. Not necessary when restarting in PWM mode 1. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.) Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 462 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 2: Figure 10.144 shows an explanatory diagram of the case where an error occurs www..com in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting. 1 2 3 RESET TMDR TOER (PWM1) (1) 5 4 6 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (PWM2) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (TIOC*B) Not initialized (cycle register) Figure 10.144 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2 1 to 10 are the same as in figure 10.142. 11. 12. 13. 14. Set PWM mode 2. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.) Set MTU2 output with the PFC. Operation is restarted by TSTR. Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary. Rev. 2.00 Sep. 10, 2008 Page 463 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.145 shows an explanatory diagram of the case where an www..com error occurs in PWM mode 1 and operation is restarted in phase counting mode after re-setting. 1 2 3 RESET TMDR TOER (PWM1) (1) 5 4 6 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) 7 Match 8 9 10 11 Error PFC TSTR TMDR occurs (PORT) (0) (PCM) 12 13 14 TIOR PFC TSTR (1 init (MTU2) (1) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (TIOC*B) Figure 10.145 Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode 1 to 10 are the same as in figure 10.142. 11. 12. 13. 14. Set phase counting mode. Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary. Rev. 2.00 Sep. 10, 2008 Page 464 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.146 shows an explanatory diagram of the case where www..com an error occurs in PWM mode 1 and operation is restarted in complementary PWM mode after resetting. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 RESET TMDR TOER TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR TIOR TOER TOCR TMDR TOER PFC TSTR (PWM1) (1) (1 init (MTU2) (1) occurs (PORT) (0) (normal) (0 init (disabled) (0) (CPWM) (1) (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Not initialized (TIOC3B) Not initialized (TIOC3D) Figure 10.146 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode 1 to 10 are the same as in figure 10.142. 11. 12. 13. 14. 15. 16. 17. 18. 19. Set normal mode for initialization of the normal mode waveform generation section. Initialize the PWM mode 1 waveform generation section with TIOR. Disable operation of the PWM mode 1 waveform generation section with TIOR. Disable channel 3 and 4 output with TOER. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR. Set complementary PWM. Enable channel 3 and 4 output with TOER. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 465 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Reset-Synchronized PWM Mode: Figure 10.147 shows an explanatory diagram of the case www..com where an error occurs in PWM mode 1 and operation is restarted in reset-synchronized PWM mode after re-setting. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 RESET TMDR TOER TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR TIOR TOER TOCR TMDR TOER PFC TSTR (PWM1) (1) (1 init (MTU2) (1) occurs (PORT) (0) (normal) (0 init (disabled) (0) (RPWM) (1) (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Not initialized (TIOC3B) Not initialized (TIOC3D) Figure 10.147 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronized PWM Mode 1 to 14 are the same as in figure 10.146. 15. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR. 16. Set reset-synchronized PWM. 17. Enable channel 3 and 4 output with TOER. 18. Set MTU2 output with the PFC. 19. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 466 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Normal Mode: Figure 10.148 shows an explanatory diagram of the case where an error occurs www..com in PWM mode 2 and operation is restarted in normal mode after re-setting. 1 2 3 5 4 6 7 8 9 10 11 12 13 RESET TMDR TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR PFC TSTR (PWM2) (1 init (MTU2) (1) occurs (PORT) (0) (normal) (1 init (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (cycle register) Figure 10.148 Error Occurrence in PWM Mode 2, Recovery in Normal Mode 1. 2. 3. After a reset, MTU2 output is low and ports are in the high-impedance state. Set PWM mode 2. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 2, the cycle register pins are not initialized. In the example, TIOC *A is the cycle register.) Set MTU2 output with the PFC. The count operation is started by TSTR. Output goes low on compare-match occurrence. An error occurs. Set port output with the PFC and output the inverse of the active level. The count operation is stopped by TSTR. Set normal mode. Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. Rev. 2.00 Sep. 10, 2008 Page 467 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 1: Figure 10.149 shows an explanatory diagram of the case where an error occurs www..com in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting. 1 2 3 5 4 6 7 8 9 10 11 12 13 RESET TMDR TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR PFC TSTR (PWM2) (1 init (MTU2) (1) occurs (PORT) (0) (PWM1) (1 init (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (cycle register) Not initialized (TIOC*B) Figure 10.149 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1 1 to 9 are the same as in figure 10.148. 10. 11. 12. 13. Set PWM mode 1. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.) Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 468 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 2: Figure 10.150 shows an explanatory diagram of the case where an error occurs www..com in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting. 1 2 3 5 4 6 7 8 9 10 11 12 13 RESET TMDR TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR PFC TSTR (PWM2) (1 init (MTU2) (1) occurs (PORT) (0) (PWM2) (1 init (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (cycle register) Not initialized (cycle register) Figure 10.150 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2 1 to 9 are the same as in figure 10.148. 10. 11. 12. 13. Not necessary when restarting in PWM mode 2. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.) Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 469 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.151 shows an explanatory diagram of the case where an www..com error occurs in PWM mode 2 and operation is restarted in phase counting mode after re-setting. 1 2 3 5 4 6 7 8 9 10 11 12 13 RESET TMDR TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR PFC TSTR (PWM2) (1 init (MTU2) (1) occurs (PORT) (0) (PCM) (1 init (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (cycle register) Figure 10.151 Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode 1 to 9 are the same as in figure 10.148. 10. 11. 12. 13. Set phase counting mode. Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 470 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.152 shows an explanatory diagram of the case where an www..com error occurs in phase counting mode and operation is restarted in normal mode after re-setting. 1 2 RESET TMDR (PCM) 3 5 4 6 7 8 9 10 11 12 13 TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR PFC TSTR (1 init (MTU2) (1) occurs (PORT) (0) (normal) (1 init (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Figure 10.152 Error Occurrence in Phase Counting Mode, Recovery in Normal Mode 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. After a reset, MTU2 output is low and ports are in the high-impedance state. Set phase counting mode. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.) Set MTU2 output with the PFC. The count operation is started by TSTR. Output goes low on compare-match occurrence. An error occurs. Set port output with the PFC and output the inverse of the active level. The count operation is stopped by TSTR. Set in normal mode. Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 471 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.153 shows an explanatory diagram of the case where an www..com error occurs in phase counting mode and operation is restarted in PWM mode 1 after re-setting. 1 2 3 5 4 6 7 8 9 10 11 12 13 RESET TMDR TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR PFC TSTR (PCM) (1 init (MTU2) (1) occurs (PORT) (0) (PWM1) (1 init (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (TIOC*B) Figure 10.153 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1 1 to 9 are the same as in figure 10.152. 10. 11. 12. 13. Set PWM mode 1. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.) Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 472 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 2: Figure 10.154 shows an explanatory diagram of the case where an www..com error occurs in phase counting mode and operation is restarted in PWM mode 2 after re-setting. 1 2 RESET TMDR (PCM) 3 5 4 6 7 8 9 10 11 12 13 TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR PFC TSTR (1 init (MTU2) (1) occurs (PORT) (0) (PWM2) (1 init (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Not initialized (cycle register) Figure 10.154 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2 1 to 9 are the same as in figure 10.152. 10. 11. 12. 13. Set PWM mode 2. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.) Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 473 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.155 shows an explanatory diagram of the case www..com where an error occurs in phase counting mode and operation is restarted in phase counting mode after re-setting. 1 2 RESET TMDR (PCM) 3 5 4 6 7 8 9 10 11 12 13 TIOR PFC TSTR Match Error PFC TSTR TMDR TIOR PFC TSTR (1 init (MTU2) (1) occurs (PORT) (0) (PCM) (1 init (MTU2) (1) 0 out) 0 out) MTU2 module output TIOC*A TIOC*B Port output PEn PEn n = 0 to 15 High-Z High-Z Figure 10.155 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode 1 to 9 are the same as in figure 10.152. 10. 11. 12. 13. Not necessary when restarting in phase counting mode. Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 474 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.156 shows anwww..com the explanatory diagram of case where an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting. 1 2 3 5 4 6 RESET TOCR TMDR TOER PFC TSTR (CPWM) (1) (MTU2) (1) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (normal) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.156 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. After a reset, MTU2 output is low and ports are in the high-impedance state. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR. Set complementary PWM. Enable channel 3 and 4 output with TOER. Set MTU2 output with the PFC. The count operation is started by TSTR. The complementary PWM waveform is output on compare-match occurrence. An error occurs. Set port output with the PFC and output the inverse of the active level. The count operation is stopped by TSTR. (MTU2 output becomes the complementary PWM output initial value.) Set normal mode. (MTU2 output goes low.) Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 475 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.157 shows an explanatory diagram of the www..com case where an error occurs in complementary PWM mode and operation is restarted in PWM mode 1 after re-setting. 1 2 3 5 4 6 RESET TOCR TMDR TOER PFC TSTR (CPWM) (1) (MTU2) (1) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (PWM1) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Not initialized (TIOC3B) Not initialized (TIOC3D) Figure 10.157 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1 1 to 10 are the same as in figure 10.156. 11. 12. 13. 14. Set PWM mode 1. (MTU2 output goes low.) Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.) Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 476 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.158 shows an explanatory www..com diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using the cycle and duty settings at the time the counter was stopped). 1 2 3 5 4 6 RESET TOCR TMDR TOER PFC TSTR (CPWM) (1) (MTU2) (1) 7 Match 8 9 10 11 12 13 Error PFC TSTR PFC TSTR Match occurs (PORT) (0) (MTU2) (1) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.158 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode 1 to 10 are the same as in figure 10.156. 11. Set MTU2 output with the PFC. 12. Operation is restarted by TSTR. 13. The complementary PWM waveform is output on compare-match occurrence. Rev. 2.00 Sep. 10, 2008 Page 477 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.159 shows an explanatory www..com diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using completely new cycle and duty settings). 1 2 3 5 14 4 15 6 7 8 16 9 17 10 11 12 13 RESET TOCR TMDR TOER PFC TSTR Match Error PFC TSTR TMDR TOER TOCR TMDR TOER PFC TSTR (CPWM) (1) (MTU2) (1) (CPWM) (1) (MTU2) (1) occurs (PORT) (0) (normal) (0) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.159 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode 1 to 10 are the same as in figure 10.156. 11. Set normal mode and make new settings. (MTU2 output goes low.) 12. Disable channel 3 and 4 output with TOER. 13. Select the complementary PWM mode output level and cyclic output enabling/disabling with TOCR. 14. Set complementary PWM. 15. Enable channel 3 and 4 output with TOER. 16. Set MTU2 output with the PFC. 17. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 478 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode: Figure 10.160 shows an www..com explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in reset-synchronized PWM mode after re-setting. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 RESET TOCR TMDR TOER PFC TSTR Match Error PFC TSTR TMDR TOER TOCR TMDR TOER PFC TSTR (CPWM) (1) (MTU2) (1) occurs (PORT) (0) (normal) (0) (RPWM) (1) (MTU2) (1) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.160 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronized PWM Mode 1 to 10 are the same as in figure 10.156. 11. Set normal mode. (MTU2 output goes low.) 12. Disable channel 3 and 4 output with TOER. 13. Select the reset-synchronized PWM mode output level and cyclic output enabling/disabling with TOCR. 14. Set reset-synchronized PWM. 15. Enable channel 3 and 4 output with TOER. 16. Set MTU2 output with the PFC. 17. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 479 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.161 shows an explanatory diagram of the www..com case where an error occurs in reset-synchronized PWM mode and operation is restarted in normal mode after re-setting. 1 2 3 5 4 6 RESET TOCR TMDR TOER PFC TSTR (RPWM) (1) (MTU2) (1) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (normal) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.161 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Normal Mode 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. After a reset, MTU2 output is low and ports are in the high-impedance state. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR. Set reset-synchronized PWM. Enable channel 3 and 4 output with TOER. Set MTU2 output with the PFC. The count operation is started by TSTR. The reset-synchronized PWM waveform is output on compare-match occurrence. An error occurs. Set port output with the PFC and output the inverse of the active level. The count operation is stopped by TSTR. (MTU2 output becomes the reset-synchronized PWM output initial value.) Set normal mode. (MTU2 positive phase output is low, and negative phase output is high.) Initialize the pins with TIOR. Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 480 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.162 shows anwww..com the explanatory diagram of case where an error occurs in reset-synchronized PWM mode and operation is restarted in PWM mode 1 after re-setting. 1 2 3 5 4 6 RESET TOCR TMDR TOER PFC TSTR (RPWM) (1) (MTU2) (1) 7 Match 8 9 10 11 12 13 14 Error PFC TSTR TMDR TIOR PFC TSTR occurs (PORT) (0) (PWM1) (1 init (MTU2) (1) 0 out) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Not initialized (TIOC3B) Not initialized (TIOC3D) Figure 10.162 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in PWM Mode 1 1 to 10 are the same as in figure 10.161. 11. 12. 13. 14. Set PWM mode 1. (MTU2 positive phase output is low, and negative phase output is high.) Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.) Set MTU2 output with the PFC. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 481 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.163 shows an explanatory www..com diagram of the case where an error occurs in reset-synchronized PWM mode and operation is restarted in complementary PWM mode after re-setting. 1 2 3 4 5 6 RESET TOCR TMDR TOER PFC TSTR (RPWM) (1) (MTU2) (1) 7 Match 8 9 10 11 12 13 14 15 16 Error PFC TSTR TOER TOCR TMDR TOER PFC TSTR occurs (PORT) (0) (0) (CPWM) (1) (MTU2) (1) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.163 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Complementary PWM Mode 1 to 10 are the same as in figure 10.161. 11. Disable channel 3 and 4 output with TOER. 12. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR. 13. Set complementary PWM. (The MTU2 cyclic output pin goes low.) 14. Enable channel 3 and 4 output with TOER. 15. Set MTU2 output with the PFC. 16. Operation is restarted by TSTR. Rev. 2.00 Sep. 10, 2008 Page 482 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode: Figure 10.164 shows an www..com explanatory diagram of the case where an error occurs in reset-synchronized PWM mode and operation is restarted in reset-synchronized PWM mode after re-setting. 1 2 3 5 4 6 RESET TOCR TMDR TOER PFC TSTR (RPWM) (1) (MTU2) (1) 7 Match 8 9 10 11 12 13 Error PFC TSTR PFC TSTR Match occurs (PORT) (0) (MTU2) (1) MTU2 module output TIOC3A TIOC3B TIOC3D Port output PE8 PE9 PE11 High-Z High-Z High-Z Figure 10.164 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Reset-Synchronized PWM Mode 1 to 10 are the same as in figure 10.161. 11. Set MTU2 output with the PFC. 12. Operation is restarted by TSTR. 13. The reset-synchronized PWM waveform is output on compare-match occurrence. Rev. 2.00 Sep. 10, 2008 Page 483 of 1130 REJ09B0402-0200 Section 10 Multi-Function Timer Pulse Unit 2 (MTU2) www..com Rev. 2.00 Sep. 10, 2008 Page 484 of 1130 REJ09B0402-0200 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) www..com This LSI has an on-chip multi-function timer pulse unit 2S (MTU2S) that comprises three 16-bit timer channels. The MTU2S includes channels 3 to 5 of the MTU2. For details, refer to section 10, Multi-Function Timer Pulse Unit 2 (MTU2). To distinguish from the MTU2, "S" is added to the end of the MTU2S input/output pin and register names. For example, TIOC3A is called TIOC3AS and TGRA_3 is called TGRA_3S in this section. The MTU2S can operate at 80 MHz max. for complementary PWM output functions or at 40 MHz max. for the other functions. TIMMTU1A_020020030800 Rev. 2.00 Sep. 10, 2008 Page 485 of 1130 REJ09B0402-0200 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) Table 11.1 MTU2S Functions Item Count clock Channel 3 MI/1 MI/4 MI/16 MI/64 MI/256 MI/1024 TGRA_3S TGRB_3S TGRC_3S TGRD_3S TIOC3BS TIOC3DS Channel 4 MI/1 MI/4 MI/16 MI/64 MI/256 MI/1024 TGRA_4S TGRB_4S TGRC_4S TGRD_4S TIOC4AS TIOC4BS TIOC4CS TIOC4DS TGR compare match or input capture www..com Channel 5 MI/1 MI/4 MI/16 MI/64 General registers TGRU_5S TGRV_5S TGRW_5S Input pins TIC5US TIC5VS TIC5WS TGR compare match or input capture General registers/ buffer registers I/O pins Counter clear function Compare match output TGR compare match or input capture 0 output 1 output Toggle output Input capture function Synchronous operation PWM mode 1 PWM mode 2 Complementary PWM mode Reset PWM mode AC synchronous motor drive mode Phase counting mode Buffer operation Rev. 2.00 Sep. 10, 2008 Page 486 of 1130 REJ09B0402-0200 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) Item Counter function of compensation for dead time DTC activation Channel 3 Channel 4 Channel 5 www..com TGR compare match or input capture TGR compare match or input capture and TCNT overflow or underflow TGRA_4S compare match or input capture TCNT_4S underflow (trough) in complementary PWM mode TGR compare match or input capture A/D converter start trigger TGRA_3S compare match or input capture Interrupt sources 5 sources * * * * * Compare match or input capture 3AS Compare match or input capture 3BS Compare match or input capture 3CS Compare match or input capture 3DS Overflow 5 sources * * * * * * Compare match or input capture 4AS Compare match or input capture 4BS Compare match or input capture 4CS Compare match or input capture 4DS Overflow or underflow A/D converter start request at a match between TADCORA_4S and TCNT_4S A/D converter start request at a match between TADCORB_4S and TCNT_4S 3 sources * * * Compare match or input capture 5US Compare match or input capture 5VS Compare match or input capture 5WS A/D converter start request delaying function * Rev. 2.00 Sep. 10, 2008 Page 487 of 1130 REJ09B0402-0200 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) Item Interrupt skipping function [Legend] : Possible : Not possible Channel 3 * Skips TGRA_3S compare match interrupts Channel 4 * Skips TCIV_4S interrupts Channel 5 www..com Rev. 2.00 Sep. 10, 2008 Page 488 of 1130 REJ09B0402-0200 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) 11.1 Input/Output Pins www..com Table 11.2 Pin Configuration Channel Symbol 3 I/O Function TGRB_3S input capture input/output compare output/PWM output pin TGRD_3S input capture input/output compare output/PWM output pin TGRA_4S input capture input/output compare output/PWM output pin TGRB_4S input capture input/output compare output/PWM output pin TGRC_4S input capture input/output compare output/PWM output pin TGRD_4S input capture input/output compare output/PWM output pin TIOC3BS I/O TIOC3DS I/O 4 TIOC4AS I/O TIOC4BS I/O TIOC4CS I/O TIOC4DS I/O 5 TIC5US TIC5VS TIC5WS Input TGRU_5S input capture input/external pulse input pin Input TGRV_5S input capture input/external pulse input pin Input TGRW_5S input capture input/external pulse input pin Rev. 2.00 Sep. 10, 2008 Page 489 of 1130 REJ09B0402-0200 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) 11.2 Register Descriptions www..com The MTU2S has the following registers. For details on register addresses and register states during each process, refer to section 25, List of Registers. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 3 is expressed as TCR_3S. Table 11.3 Register Configuration Register Name Timer control register_3S Timer control register_4S Timer mode register_3S Timer mode register_4S Abbreviation TCR_3S TCR_4S TMDR_3S TMDR_4S R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial Value H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'C0 H'80 H'00 H'00 H'0000 H'0000 H'FFFF H'FFFF H'FFFF H'FFFF H'FFFF H'FFFF Address H'FFFFC600 H'FFFFC601 H'FFFFC602 H'FFFFC603 H'FFFFC604 H'FFFFC605 H'FFFFC606 H'FFFFC607 H'FFFFC608 H'FFFFC609 H'FFFFC60A H'FFFFC60D H'FFFFC60E H'FFFFC60F H'FFFFC610 H'FFFFC612 H'FFFFC614 H'FFFFC616 H'FFFFC618 H'FFFFC61A H'FFFFC61C H'FFFFC61E Access Size 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 8 8 8, 16 8 16, 32 16 16, 32 16 16, 32 16 16, 32 16 Timer I/O control register H_3S TIORH_3S Timer I/O control register L_3S TIORL_3S Timer I/O control register H_4S TIORH_4S Timer I/O control register L_4S TIORL_4S Timer interrupt enable register_3S Timer interrupt enable register_4S Timer output master enable register S Timer gate control register S TIER_3S TIER_4S TOERS TGCRS Timer output control register 1S TOCR1S Timer output control register 2S TOCR2S Timer counter_3S Timer counter_4S Timer cycle data register S TCNT_3S TCNT_4S TCDRS Timer dead time data register S TDDRS Timer general register A_3S Timer general register B_3S Timer general register A_4S Timer general register B_4S TGRA_3S TGRB_3S TGRA_4S TGRB_4S Rev. 2.00 Sep. 10, 2008 Page 490 of 1130 REJ09B0402-0200 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) Register Name Timer subcounter S Timer cycle buffer register S Timer general register C_3S Timer general register D_3S Timer general register C_4S Timer general register D_4S Timer status register_3S Timer status register_4S Timer interrupt skipping set register S Timer interrupt skipping counter S Timer buffer transfer set register S Timer dead time enable register S Timer output level buffer register S Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer A/D converter start request control register S Timer A/D converter start request cycle set register A_4S Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S Timer A/D converter start request cycle set buffer register B_4S Abbreviation TCNTSS TCBRS TGRC_3S TGRD_3S TGRC_4S TGRD_4S TSR_3S TSR_4S TITCRS TITCNTS TBTERS TDERS TOLBRS TBTM_3S TBTM_4S TADCRS TADCORA_4S R/W R R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial Value H'0000 H'FFFF H'FFFF H'FFFF H'FFFF H'FFFF H'C0 H'C0 H'00 H'00 H'00 H'01 H'00 H'00 H'00 H'0000 H'FFFF H'FFFF H'FFFF www..com Address Access Size 16, 32 16 16, 32 16 16, 32 16 8, 16 8 8, 16 8 8 8 8 8, 16 8 16 16, 32 16 16, 32 H'FFFFC620 H'FFFFC622 H'FFFFC624 H'FFFFC626 H'FFFFC628 H'FFFFC62A H'FFFFC62C H'FFFFC62D H'FFFFC630 H'FFFFC631 H'FFFFC632 H'FFFFC634 H'FFFFC636 H'FFFFC638 H'FFFFC639 H'FFFFC640 H'FFFFC644 H'FFFFC646 H'FFFFC648 TADCORB_4S TADCOBRA_4S TADCOBRB_4S R/W H'FFFF H'FFFFC64A 16 Rev. 2.00 Sep. 10, 2008 Page 491 of 1130 REJ09B0402-0200 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) Register Name Timer synchronous clear register S Timer waveform control register S Timer start register S Timer synchronous register S Timer read/write enable register S Timer counter U_5S Timer general register U_5S Timer control register U_5S Abbreviation TSYCRS TWCRS TSTRS TSYRS TRWERS R/W R/W R/W R/W R/W R/W Initial Value H'00 H'00 H'00 H'00 H'01 H'0000 H'FFFF H'00 H'00 H'0000 H'FFFF H'00 H'00 H'0000 H'FFFF H'00 H'00 H'00 H'00 H'00 H'00 www..com Address Access Size 8 8 8, 16 8 8 16, 32 16 8 8 16, 32 16 8 8 16, 32 16 8 8 8 8 8 8 H'FFFFC650 H'FFFFC660 H'FFFFC680 H'FFFFC681 H'FFFFC684 H'FFFFC880 H'FFFFC882 H'FFFFC884 H'FFFFC886 H'FFFFC890 H'FFFFC892 H'FFFFC894 H'FFFFC896 H'FFFFC8A0 H'FFFFC8A2 H'FFFFC8A4 H'FFFFC8A6 H'FFFFC8B0 H'FFFFC8B2 H'FFFFC8B4 H'FFFFC8B6 TCNTU_5S R/W TGRU_5S TCRU_5S R/W R/W R/W Timer I/O control register U_5S TIORU_5S Timer counter V_5S Timer general register V_5S Timer control register V_5S TCNTV_5S R/W TGRV_5S TCRV_5S R/W R/W R/W Timer I/O control register V_5S TIORV_5S Timer counter W_5S Timer general register W_5S Timer control register W_5S TCNTW_5S R/W TGRW_5S TCRW_5S R/W R/W Timer I/O control register W_5S TIORW_5S R/W Timer status register_5S Timer interrupt enable register_5S Timer start register_5S Timer compare match clear register S TSR_5S TIER_5S TSTR_5S TCNTCMPCLRS R/W R/W R/W R/W Rev. 2.00 Sep. 10, 2008 Page 492 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Section 12 Port Output Enable (POE) www..com The port output enable (POE) module can be used to place the large current pins (pins multiplexed with TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D in the MTU2 and TIOC3BS, TIOC3DS, TIOC4AS, TIOC4BS, TIOC4CS, and TIOC4DS in the MTU2S) and the pins for channel 0 of the MTU2 (pins multiplexed with TIOC0A, TIOC0B, TIOC0C, and TIOC0D) in the high-impedance state, upon transitions on the POE0 to POE2, POE4 to POE6, and POE8 input pins, in accord with the output states of the large current pins, or by register settings. It can also generate interrupt requests at the same time. 12.1 Features * Each of the POE0 to POE2, POE4 to POE6, and POE8 input pins can be set for falling edge, P/8 x 16, P/16 x 16, or P/128 x 16 low-level sampling. * The large current pins and the pins for channel 0 of the MTU2 can be placed in the highimpedance state on the falling edge or low-level sampling of the POE0 to POE2, POE4 to POE6, and POE8 pins. * Output levels on the large current pins are compared and if active-level outputs continue on multiple pins simultaneously for one cycle or more, the large current pins can be placed in the high-impedance state. * The large current pins and the pins for channel 0 of the MTU2 can be placed in the highimpedance state by modifying the POE register setting. * Interrupts can be generated by input-level sampling or output-level comparison results. The POE has input level detection circuits, output level comparison circuits, and a high-impedance request/interrupt request generating circuit as shown in figure 12.1. In addition to control by the POE, the large current pins can be placed in the high-impedance state when the oscillator stops or in software standby state. For details, refer to appendix A, Pin States. TIMMTU1A_020020030800 Rev. 2.00 Sep. 10, 2008 Page 493 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Figure 12.1 shows a block diagram of the POE. www..com POECR1, POECR2 TIOC3B TIOC3D TIOC4A TIOC4C TIOC4B TIOC4D TIOC3BS TIOC3DS TIOC4AS TIOC4CS TIOC4BS TIOC4DS Output level comparison circuit Output level comparison circuit OCSR1 Output level comparison circuit High-impedance request signal for MTU2 large current pin High-impedance request signal for MTU2 channel 0 pins High-impedance request signal for MTU2S large current pin OCSR2 Output level comparison circuit Output level comparison circuit Output level comparison circuit Input level detection circuit ICSR1 POE2 POE1 POE0 Falling edge detection circuit Low level sampling circuit High-impedance request/interrupt request generating circuit Interrupt request signal Input level detection circuit ICSR2 POE6 POE5 POE4 Falling edge detection circuit Low level sampling circuit Input level detection circuit ICSR3 POE8 Falling edge detection circuit Low level sampling circuit P/8 P/16 P/128 Frequency divider P Input level control/status register 1 Input level control/status register 2 Input level control/status register 3 Output level control/status register 1 Output level control/status register 2 SPOER [Legend] ICSR1: ICSR2: ICSR3: OCSR1: OCSR2: SPOER: Software port output enable register POECR1: Port output enable control register 1 POECR2: Port output enable control register 2 Figure 12.1 Block Diagram of POE Rev. 2.00 Sep. 10, 2008 Page 494 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.2 Input/Output Pins www..com Table 12.1 Pin Configuration Name Port output enable input pins 0 to 2 Port output enable input pins 4 to 6 Symbol POE0 to POE2 I/O Input Description Input request signals to place the large current pins for the MTU2 in the high-impedance state Input request signals to place the large current pins for the MTU2S in the high-impedance state Inputs a request signal to place pins for channel 0 in MTU2 in the highimpedance state POE4 to POE6 Input Port output enable input pin 8 POE8 Input Rev. 2.00 Sep. 10, 2008 Page 495 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Table 12.2 shows output-level comparisons with pin combinations. Table 12.2 Pin Combinations Pin Combination PE9/TIOC3B and PE11/TIOC3D PE12/TIOC4A and PE14/TIOC4C PE13/TIOC4B and PE15/TIOC4D I/O Description www..com Output The large current pins for the MTU2 are placed in the high-impedance state when the pins simultaneously output an active level (low level when the output level select P (OLSP) bit of the timer output control register (TOCR) in the MTU2 is 0 or high level when the bit is 1) for one or more cycles of the peripheral clock (P). This active level comparison is done when the MTU2 output function or general output function is selected in the pin function controller. If another function is selected, the output level is not checked. Pin combinations for output comparison and highimpedance control can be selected by POE registers. PE16/TIOC3BS and PE17/TIOC3DS Output The large current pins for the MTU2S are placed in the high-impedance state when the pins PE18/TIOC4AS and PE20/TIOC4CS simultaneously output an active level (low level PE19/TIOC4BS and PE21/TIOC4DS when the output level select P (OLSP) bit of the timer output control register (TOCR) in the MTU2S is 0 or high level when the bit is 1) for one or more cycles of the peripheral clock (P). This active level comparison is done when the MTU2S output function or general output function is selected in the pin function controller. If another function is selected, the output level is not checked. Pin combinations for output comparison and highimpedance control can be selected by POE registers. Rev. 2.00 Sep. 10, 2008 Page 496 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.3 Register Descriptions www..com The POE has the following registers. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 12.3 Register Configuration Register Name Input level control/status register 1 Output level control/status register 1 Input level control/status register 2 Output level control/status register 2 Input level control/status register 3 Software port output enable register Port output enable control register 1 Port output enable control register 2 Abbreviation ICSR1 OCSR1 ICSR2 OCSR2 ICSR3 SPOER POECR1 POECR2 R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial Value H'0000 H'0000 H'0000 H'0000 H'0000 H'00 H'00 H'7700 Address H'FFFFD000 H'FFFFD002 H'FFFFD004 H'FFFFD006 H'FFFFD008 H'FFFFD00A H'FFFFD00B H'FFFFD00C Access Size 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16 8 8 8, 16 Rev. 2.00 Sep. 10, 2008 Page 497 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.3.1 Input Level Control/Status Register 1 (ICSR1) www..com ICSR1 is a 16-bit readable/writable register that selects the POE0 to POE2 pin input modes, controls the enable/disable of interrupts, and indicates status. Bit: 15 - 14 13 12 11 - 10 - 9 - 8 PIE1 7 - 6 - 5 4 3 2 1 0 POE2F POE1F POE0F POE2M[1:0] POE1M[1:0] POE0M[1:0] Initial value: 0 R/W: R 0 0 0 R/(W)*1 R/(W)*1 R/(W)*1 0 R 0 R 0 R 0 R/W 0 R 0 R 0 0 0 0 0 0 R/W*2 R/W*2 R/W*2 R/W*2 R/W*2 R/W*2 Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. Bit 15 Bit Name Initial value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 POE2F 0 R/(W)*1 POE2 Flag This flag indicates that a high impedance request has been input to the POE2 pin. [Clearing conditions] * By writing 0 to POE2F after reading POE2F = 1 (when the falling edge is selected by bits 5 and 4 in ICSR1) By writing 0 to POE2F after reading POE2F = 1 after a high level input to POE2 is sampled at P/8, P/16, or P/128 clock (when low-level sampling is selected by bits 5 and 4 in ICSR1) When the input set by ICSR1 bits 5 and 4 occurs at the POE2 pin * [Setting condition] * Rev. 2.00 Sep. 10, 2008 Page 498 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 13 Bit Name POE1F Initial value 0 R/W 1 Description www..com R/(W)* POE1 Flag This flag indicates that a high impedance request has been input to the POE1 pin. [Clearing conditions] * By writing 0 to POE1F after reading POE1F = 1 (when the falling edge is selected by bits 3 and 2 in ICSR1) By writing 0 to POE1F after reading POE1F = 1 after a high level input to POE1 is sampled at P/8, P/16, or P/128 clock (when low-level sampling is selected by bits 3 and 2 in ICSR1) When the input set by ICSR1 bits 3 and 2 occurs at the POE1 pin * [Setting condition] * 12 POE0F 0 R/(W)*1 POE0 Flag This flag indicates that a high impedance request has been input to the POE0 pin. [Clearing conditions] * By writing 0 to POE0F after reading POE0F = 1 (when the falling edge is selected by bits 1 and 0 in ICSR1) By writing 0 to POE0F after reading POE0F = 1 after a high level input to POE0 is sampled at P/8, P/16, or P/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR1) When the input set by ICSR1 bits 1 and 0 occurs at the POE0 pin * [Setting condition] * 11 to 9 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 499 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 8 Bit Name PIE1 Initial value 0 R/W R/W Description Port Interrupt Enable 1 www..com This bit enables/disables interrupt requests when any one of the POE0F to POE2F bits of the ICSR1 is set to 1. 0: Interrupt requests disabled 1: Interrupt requests enabled 7, 6 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 5, 4 POE2M[1:0] 00 R/W*2 POE2 mode 1, 0 These bits select the input mode of the POE2 pin. 00: Accept request on falling edge of POE2 input 01: Accept request when POE2 input has been sampled for 16 P/8 clock pulses and all are low level. 10: Accept request when POE2 input has been sampled for 16 P/16 clock pulses and all are low level. 11: Accept request when POE2 input has been sampled for 16 P/128 clock pulses and all are low level. 3, 2 POE1M[1:0] 00 R/W*2 POE1 mode 1, 0 These bits select the input mode of the POE1 pin. 00: Accept request on falling edge of POE1 input 01: Accept request when POE1 input has been sampled for 16 P/8 clock pulses and all are low level. 10: Accept request when POE1 input has been sampled for 16 P/16 clock pulses and all are low level. 11: Accept request when POE1 input has been sampled for 16 P/128 clock pulses and all are low level. Rev. 2.00 Sep. 10, 2008 Page 500 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 1, 0 Bit Name Initial value R/W R/W* 2 Description POE0 mode 1, 0 www..com POE0M[1:0] 00 These bits select the input mode of the POE0 pin. 00: Accept request on falling edge of POE0 input 01: Accept request when POE0 input has been sampled for 16 P/8 clock pulses and all are low level. 10: Accept request when POE0 input has been sampled for 16 P/16 clock pulses and all are low level. 11: Accept request when POE0 input has been sampled for 16 P/128 clock pulses and all are low level. Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. 12.3.2 Output Level Control/Status Register 1 (OCSR1) OCSR1 is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status. Bit: 15 OSF1 14 - 13 - 12 - 11 - 10 - 9 OCE1 8 OIE1 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 - Initial value: 0 0 R/W:R/(W)*1 R 0 R 0 R 0 R 0 R 0 0 R/W*2 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. Bit 15 Bit Name OSF1 Initial value 0 R/W 1 Description R/(W)* Output Short Flag 1 This flag indicates that any one of the three pairs of MTU2 2-phase outputs to be compared has simultaneously become an active level. [Clearing condition] * * By writing 0 to OSF1 after reading OSF1 = 1 When any one of the three pairs of 2-phase outputs has simultaneously become an active level [Setting condition] Rev. 2.00 Sep. 10, 2008 Page 501 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 14 to 10 9 Bit Name Initial value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. OCE1 0 R/W*2 Output Short High-Impedance Enable 1 This bit specifies whether to place the pins in the highimpedance state when the OSF1 bit in OCSR1 is set to 1. 0: Does not place the pins in the high-impedance state 1: Places the pins in the high-impedance state 8 OIE1 0 R/W Output Short Interrupt Enable 1 This bit enables or disables interrupt requests when the OSF1 bit in OCSR is set to 1. 0: Interrupt requests disabled 1: Interrupt requests enabled 7 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. Rev. 2.00 Sep. 10, 2008 Page 502 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.3.3 Input Level Control/Status Register 2 (ICSR2) www..com ICSR2 is a 16-bit readable/writable register that selects the POE4 to POE6 pin input modes, controls the enable/disable of interrupts, and indicates status. Bit: 15 - 14 13 12 11 - 10 - 9 - 8 PIE2 7 - 6 - 5 4 3 2 1 0 POE6F POE5F POE4F POE6M[1:0] POE5M[1:0] POE4M[1:0] Initial value: 0 R/W: R 0 0 0 R/(W)*1 R/(W)*1 R/(W)*1 0 R 0 R 0 R 0 R/W 0 R 0 R 0 0 0 0 0 0 R/W*2 R/W*2 R/W*2 R/W*2 R/W*2 R/W*2 Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. Bit 15 Bit Name Initial value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 POE6F 0 R/(W)*1 POE6 Flag This flag indicates that a high impedance request has been input to the POE6 pin. [Clearing conditions] * By writing 0 to POE6F after reading POE6F = 1 (when the falling edge is selected by bits 5 and 4 in ICSR2) By writing 0 to POE6F after reading POE6F = 1 after a high level input to POE6 is sampled at P/8, P/16, or P/128 clock (when low-level sampling is selected by bits 5 and 4 in ICSR2) When the input condition set by bits 5 and 4 in ICSR2 occurs at the POE6 pin * [Setting condition] * Rev. 2.00 Sep. 10, 2008 Page 503 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 13 Bit Name POE5F Initial value 0 R/W 1 Description www..com R/(W)* POE5 Flag This flag indicates that a high impedance request has been input to the POE5 pin. [Clearing conditions] * By writing 0 to POE5F after reading POE5F = 1 (when the falling edge is selected by bits 3 and 2 in ICSR2) By writing 0 to POE5F after reading POE5F = 1 after a high level input to POE5 is sampled at P/8, P/16, or P/128 clock (when low-level sampling is selected by bits 3 and 2 in ICSR2) When the input condition set by bits 3 and 2 in ICSR2 occurs at the POE5 pin * [Setting condition] * 12 POE4F 0 R/(W)*1 POE4 Flag This flag indicates that a high impedance request has been input to the POE4 pin. [Clearing conditions] * By writing 0 to POE4F after reading POE4F = 1 (when the falling edge is selected by bits 1 and 0 in ICSR2) By writing 0 to POE4F after reading POE4F = 1 after a high level input to POE4 is sampled at P/8, P/16, or P/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR2) When the input condition set by bits 1 and 0 in ICSR2 occurs at the POE4 pin * [Setting condition] * 11 to 9 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 504 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 8 Bit Name PIE2 Initial value 0 R/W R/W Description Port Interrupt Enable 2 www..com This bit enables/disables interrupt requests when any one of the POE4F to POE6F bits of the ICSR2 is set to 1. 0: Interrupt requests disabled 1: Interrupt requests enabled 7, 6 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 5, 4 POE6M[1:0] 00 R/W*2 POE6 mode 1 and 0 These bits select the input mode of the POE6 pin. 00: Accept request on falling edge of POE6 input 01: Accept request when POE6 input has been sampled for 16 P/8 clock pulses and all are at a low level. 10: Accept request when POE6 input has been sampled for 16 P/16 clock pulses and all are at a low level. 11: Accept request when POE6 input has been sampled for 16 P/128 clock pulses and all are at a low level. 3, 2 POE5M[1:0] 00 R/W*2 POE5 mode 1 and 0 These bits select the input mode of the POE5 pin. 00: Accept request on falling edge of POE5 input 01: Accept request when POE5 input has been sampled for 16 P/8 clock pulses and all are at a low level. 10: Accept request when POE5 input has been sampled for 16 P/16 clock pulses and all are at a low level. 11: Accept request when POE5 input has been sampled for 16 P/128 clock pulses and all are at a low level. Rev. 2.00 Sep. 10, 2008 Page 505 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 1, 0 Bit Name Initial value R/W R/W* 2 Description POE4 mode 1 and 0 www..com POE4M[1:0] 00 These bits select the input mode of the POE4 pin. 00: Accept request on falling edge of POE4 input 01: Accept request when POE4 input has been sampled for 16 P/8 clock pulses and all are at a low level. 10: Accept request when POE4 input has been sampled for 16 P/16 clock pulses and all are at a low level. 11: Accept request when POE4 input has been sampled for 16 P/128 clock pulses and all are at a low level. Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. 12.3.4 Output Level Control/Status Register 2 (OCSR2) OCSR2 is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status. Bit: 15 OSF2 14 - 13 - 12 - 11 - 10 - 9 OCE2 8 OIE2 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 - Initial value: 0 0 R/W:R/(W)*1 R 0 R 0 R 0 R 0 R 0 0 R/W*2 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. Bit 15 Bit Name OSF2 Initial value 0 R/W 1 Description R/(W)* Output Short Flag 2 This flag indicates that any one of the three pairs of MTU2S 2-phase outputs to be compared has simultaneously become an active level. [Clearing condition] * * By writing 0 to OSF2 after reading OSF2 = 1 When any one of the three pairs of 2-phase outputs has simultaneously become an active level [Setting condition] Rev. 2.00 Sep. 10, 2008 Page 506 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 14 to 10 9 Bit Name Initial value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. OCE2 0 R/W*2 Output Short High-Impedance Enable 2 This bit specifies whether to place the pins in the highimpedance state when the OSF2 bit in OCSR2 is set to 1. 0: Does not place the pins in the high-impedance state 1: Places the pins in the high-impedance state 8 OIE2 0 R/W Output Short Interrupt Enable 2 This bit enables or disables interrupt requests when the OSF2 bit in OCSR2 is set to 1. 0: Interrupt requests disabled 1: Interrupt requests enabled 7 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. Rev. 2.00 Sep. 10, 2008 Page 507 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.3.5 Input Level Control/Status Register 3 (ICSR3) www..com ICSR3 is a 16-bit readable/writable register that selects the POE8 pin input mode, controls the enable/disable of interrupts, and indicates status. Bit: 15 - 14 - 13 - 12 POE8F 11 - 10 - 9 POE8E 8 PIE3 7 - 6 - 5 - 4 - 3 - 2 - 1 0 POE8M[1:0] Initial value: 0 R/W: R 0 R 0 R 0 R/(W)*1 0 R 0 R 0 0 R/W*2 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 0 R/W*2 R/W*2 Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. Bit 15 to 13 12 Bit Name Initial value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. POE8 Flag This flag indicates that a high impedance request has been input to the POE8 pin. [Clearing conditions] * By writing 0 to POE8F after reading POE8F = 1 (when the falling edge is selected by bits 1 and 0 in ICSR3) By writing 0 to POE8F after reading POE8F = 1 after a high level input to POE8 is sampled at P/8, P/16, or P/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR3) When the input condition set by bits 1 and 0 in ICSR3 occurs at the POE8 pin POE8F 0 R/(W)*1 * [Setting condition] * 11, 10 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 508 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 9 Bit Name POE8E Initial value 0 R/W R/W* 2 Description POE8 High-Impedance Enable www..com This bit specifies whether to place the pins in the highimpedance state when the POE8F bit in ICSR3 is set to 1. 0: Does not place the pins in the high-impedance state 1: Places the pins in the high-impedance state 8 PIE3 0 R/W Port Interrupt Enable 3 This bit enables or disables interrupt requests when the POE8 bit in ICSR3 is set to 1. 0: Interrupt requests disabled 1: Interrupt requests enabled 7 to 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 POE8M[1:0] 00 R/W*2 POE8 mode 1 and 0 These bits select the input mode of the POE8 pin. 00: Accept request on falling edge of POE8 input 01: Accept request when POE8 input has been sampled for 16 P/8 clock pulses and all are low level. 10: Accept request when POE8 input has been sampled for 16 P/16 clock pulses and all are low level. 11: Accept request when POE8 input has been sampled for 16 P/128 clock pulses and all are low level. Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. Can be modified only once after a power-on reset. Rev. 2.00 Sep. 10, 2008 Page 509 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.3.6 Software Port Output Enable Register (SPOER) www..com SPOER is an 8-bit readable/writable register that controls high-impedance state of the pins. Bit: 7 - 6 - 5 - 4 - 3 - 2 MTU2S HIZ 1 0 MTU2 MTU2 CH0HIZ CH34HIZ Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W Bit Bit Name Initial value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 7 to 3 2 MTU2SHIZ 0 R/W MTU2S Output High-Impedance This bit specifies whether to place the large current pins for the MTU2S in the high-impedance state. 0: Does not place the pins in the high-impedance state [Clearing conditions] * * Power-on reset By writing 0 to MTU2SHIZ after reading MTU2SHIZ = 1 1: Places the pins in the high-impedance state [Setting condition] * 1 MTU2CH0HIZ 0 R/W By writing 1 to MTU2SHIZ MTU2 Channel 0 Output High-Impedance This bit specifies whether to place the pins for channel 0 in the MTU2 in the high-impedance state. 0: Does not place the pins in the high-impedance state [Clearing conditions] * * Power-on reset By writing 0 to MTU2CH0HIZ after reading MTU2CH0HIZ = 1 1: Places the pins in the high-impedance state [Setting condition] * Rev. 2.00 Sep. 10, 2008 Page 510 of 1130 REJ09B0402-0200 By writing 1 to MTU2CH0HIZ Section 12 Port Output Enable (POE) Bit 0 Bit Name Initial value R/W R/W Description www..com MTU2CH34HIZ 0 MTU2 Channel 3 and 4 Output High-Impedance This bit specifies whether to place the large current pins for the MTU2 in the high-impedance state. 0: Does not place the pins in the high-impedance state [Clearing conditions] * * Power-on reset By writing 0 to MTU2CH34HIZ after reading MTU2CH34HIZ = 1 1: Places the pins in the high-impedance state [Setting condition] * By writing 1 to MTU2CH34HIZ 12.3.7 Port Output Enable Control Register 1 (POECR1) POECR1 is an 8-bit readable/writable register that controls high-impedance state of the pins. Bit: 7 - 6 - 5 - 4 - 3 MTU2 PE3ZE 2 MTU2 PE2ZE 1 MTU2 PE1ZE 0 MTU2 PE0ZE Initial value: R/W: 0 R 0 R 0 R 0 R 0 0 0 0 R/W* R/W* R/W* R/W* Note: * Can be modified only once after a power-on reset. Bit 7 to 4 Bit Name Initial value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 3 MTU2PE3ZE 0 R/W* MTU2 PE3 High-Impedance Enable This bit specifies whether to place the PE3/TIOC0D pin for channel 0 in the MTU2 in the high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1. 0: Does not place the pin in the high-impedance state 1: Places the pin in the high-impedance state Rev. 2.00 Sep. 10, 2008 Page 511 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 2 Bit Name MTU2PE2ZE Initial value 0 R/W R/W* Description www..com MTU2 PE2 High-Impedance Enable This bit specifies whether to place the PE2/TIOC0C pin for channel 0 in the MTU2 in the high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1. 0: Does not place the pin in the high-impedance state 1: Places the pin in the high-impedance state 1 MTU2PE1ZE 0 R/W* MTU2 PE1 High-Impedance Enable This bit specifies whether to place the PE1/TIOC0B pin for channel 0 in the MTU2 in the high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1. 0: Does not place the pin in the high-impedance state 1: Places the pin in the high-impedance state 0 MTU2PE0ZE 0 R/W* MTU2 PE0 High-Impedance Enable This bit specifies whether to place the PE0/TIOC0A pin for channel 0 in the MTU2 in the high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1. 0: Does not place the pin in the high-impedance state 1: Places the pin in the high-impedance state Note: * Can be modified only once after a power-on reset. Rev. 2.00 Sep. 10, 2008 Page 512 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.3.8 Port Output Enable Control Register 2 (POECR2) www..com POECR2 is a 16-bit readable/writable register that controls high-impedance state of the pins. Bit: 15 - 14 MTU2 P1CZE 13 MTU2 P2CZE 12 MTU2 P3CZE 11 - 10 MTU2S P1CZE 9 MTU2S P2CZE 8 MTU2S P3CZE 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 - Initial value: 0 R/W: R 1 1 1 R/W* R/W* R/W* 0 R 1 1 1 R/W* R/W* R/W* 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Note: * Can be modified only once after a power-on reset. Bit 15 Bit Name Initial value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 MTU2P1CZE 1 R/W* MTU2 Port 1 Output Comparison/High-Impedance Enable This bit specifies whether to compare output levels on the large current pins for the MTU2, PE9/TIOC3B and PE11/TIOC3D, and to place them in the highimpedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, and MTU2CH34HIZ bits is set to 1. 0: Does not compare output levels or place the pins in the high-impedance state 1: Compares output levels and places the pins in the high-impedance state 13 MTU2P2CZE 1 R/W* MTU2 Port 2 Output Comparison/High-Impedance Enable This bit specifies whether to compare output levels on the large current pins for the MTU2, PE12/TIOC4A and PE14/TIOC4C, and to place them in the highimpedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, and MTU2CH34HIZ bits is set to 1. 0: Does not compare output levels or place the pins in the high-impedance state 1: Compares output levels and places the pins in the high-impedance state Rev. 2.00 Sep. 10, 2008 Page 513 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 12 Bit Name MTU2P3CZE Initial value 1 R/W R/W* Description www..com MTU2 Port 3 Output Comparison/High-Impedance Enable This bit specifies whether to compare output levels on the large current pins for the MTU2S, PE13/TIOC4B and PE15/TIOC4D, and to place them in the highimpedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, and MTU2CH34HIZ bits is set to 1. 0: Does not compare output levels or place the pins in the high-impedance state 1: Compares output levels and places the pins in the high-impedance state 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 MTU2SP1CZE 1 R/W* MTU2S Port 1 Output Comparison/High-Impedance Enable This bit specifies whether to compare output levels on the large current pins for the MTU2S, PE16/TIOC3BS and PE17/TIOC3DS, and to place them in the highimpedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, and MTU2SHIZ bits is set to 1. 0: Does not compare output levels or place the pins in the high-impedance state 1: Compares output levels and places the pins in the high-impedance state Rev. 2.00 Sep. 10, 2008 Page 514 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) Bit 9 Bit Name Initial value R/W R/W* Description www..com MTU2SP2CZE 1 MTU2S Port 2 Output Comparison/High-Impedance Enable This bit specifies whether to compare output levels on the large current pins for the MTU2S, PE18/TIOC4AS and PE20/TIOC4CS, and to place them in the highimpedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, and MTU2SHIZ bits is set to 1. 0: Does not compare output levels or place the pins in the high-impedance state 1: Compares output levels and places the pins in the high-impedance state 8 MTU2SP3CZE 1 R/W* MTU2S Port 3 Output Comparison/High-Impedance Enable This bit specifies whether to compare output levels on the large current pins for the MTU2S, PE19/TIOC4BS and PE21/TIOC4DS, and to place them in the highimpedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, and MTU2SHIZ bits is set to 1. 0: Does not compare output levels or place the pins in the high-impedance state 1: Compares output levels and places the pins in the high-impedance state 7 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Note: * Can be modified only once after a power-on reset. Rev. 2.00 Sep. 10, 2008 Page 515 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.4 Operation www..com Table 12.4 shows the target pins for high-impedance control and conditions to place the pins in the high-impedance state. Table 12.4 Target Pins and Conditions for High-Impedance Control Pins Conditions Detailed Conditions MTU2P1CZE * ((POE2F + POE1F + POE0F) + (OSF1 * OCE1) + (MTU2CH34HIZ)) MTU2P2CZE * ((POE2F + POE1F + POE0F) + (OSF1 * OCE1) + (MTU2CH34HIZ)) MTU2P3CZE * ((POE2F + POE1F + POE0F) + (OSF1 * OCE1) + (MTU2CH34HIZ)) MTU2SP1CZE * ((POE4F + POE5F + POE6F) + (OSF2 * OCE2) + (MTU2SHIZ)) MTU2SP2CZE * ((POE4F + POE5F + POE6F) + (OSF2 * OCE2) + (MTU2SHIZ)) MTU2SP3CZE * ((POE4F + POE5F + POE6F) + (OSF2 * OCE2) + (MTU2SHIZ)) MTU2PE0ZE ((POE8F * POE8E) + (MTU2CH0HIZ)) MTU2PE1ZE ((POE8F * POE8E) + (MTU2CH0HIZ)) MTU2PE2ZE ((POE8F * POE8E) + (MTU2CH0HIZ)) MTU2PE3ZE ((POE8F * POE8E) + (MTU2CH0HIZ)) the large current pins for Input level detection, the MTU2 (PE9/TIOC3B output level comparison, or and PE11/TIOC3D) SPOER setting the large current pins for Input level detection, the MTU2 (PE12/TIOC4A output level comparison, or and PE14/TIOC4C) SPOER setting the large current pins for Input level detection, the MTU2 (PE13/TIOC4B output level comparison, or and PE15/TIOC4D) SPOER setting the large current pins for Input level detection, the MTU2S output level comparison, or (PE16/TIOC3BS and SPOER setting PE17/TIOC3DS) the large current pins for Input level detection, the MTU2S output level comparison, or (PE18/TIOC4AS and SPOER setting PE20/TIOC4CS) the large current pins for Input level detection, the MTU2S output level comparison, or (PE19/TIOC4BS and SPOER setting PE21/TIOC4DS) MTU2 channel 0 pin (PE0/TIOC0A) MTU2 channel 0 pin (PE1/TIOC0B) MTU2 channel 0 pin (PE2/TIOC0C) MTU2 channel 0 pin (PE3/TIOC0D) Input level detection or SPOER setting Input level detection or SPOER setting Input level detection or SPOER setting Input level detection or SPOER setting Rev. 2.00 Sep. 10, 2008 Page 516 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.4.1 Input Level Detection Operation www..com If the input conditions set by ICSR1 to ICSR3 occur on the POE0 to POE2, POE4 to POE6, and POE8 pins, the large current pins and the pins for channel 0 of the MTU2 are placed in the highimpedance state. Note however, that these large current pins and MTU2 pins enter highimpedance state only when general input/output function, MTU2 function, or MTU2S function is selected for these pins. (1) Falling Edge Detection When a change from a high to low level is input to the POE0 to POE2, POE4 to POE6, and POE8 pins, the large current pins and the pins for channel 0 of the MTU2 are placed in the highimpedance state. Figure 12.2 shows a sample timing after the level changes in input to the POE0 to POE2, POE4 to POE6, and POE8 pins until the respective pins enter high-impedance state. P P rising edge POE input Falling edge detection PE9/TIOC3B High-impedance state* Note: * Other large current pins also enter the high-impedance state with the same timing. Figure 12.2 Falling Edge Detection Rev. 2.00 Sep. 10, 2008 Page 517 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) (2) Low-Level Detection www..com Figure 12.3 shows the low-level detection operation. Sixteen continuous low levels are sampled with the sampling clock selected by ICSR1 to ICSR3. If even one high level is detected during this interval, the low level is not accepted. The timing when the large current pins enter the high-impedance state after the sampling clock is input is the same in both falling-edge detection and in low-level detection. 8/16/128 clock cycles P Sampling clock POE input PE9/ TIOC3B When low level is sampled at all points When high level is sampled at least once High-impedance state* 1 1 2 2 3 16 13 Flag set (POE received) Flag not set Note: * Other large current pins also enter the high-impedance state with the same timing. Figure 12.3 Low-Level Detection Operation 12.4.2 Output-Level Compare Operation Figure 12.4 shows an example of the output-level compare operation for the combination of TIOC3B and TIOC3D. The operation is the same for the other pin combinations. P Low level overlapping detected PE9/ TIOC3B PE11/ TIOC3D High impedance state Figure 12.4 Output-Level Compare Operation Rev. 2.00 Sep. 10, 2008 Page 518 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.4.3 Release from High-Impedance State www..com The large current pins that have entered high-impedance state due to input-level detection can be released either by returning them to their initial state with a power-on reset, or by clearing all of the flags in bits 12 to 15 (POE0F to POE2F, POE4F to POE6F, and POE8F) of ICSR1 to ICSR3. However, note that when low-level sampling is selected by bits 0 to 7 in ICSR1 to ICSR3, just writing 0 to a flag is ignored (the flag is not cleared); flags can be cleared by writing 0 to it only after a high level is input to the POE pin and is sampled. The large current pins that have entered high-impedance state due to output-level detection can be released either by returning them to their initial state with a power-on reset, or by clearing the flag in bit 15 (OCF1 and OCF2) in OCSR1 and OCSR2. However, note that just writing 0 to a flag is ignored (the flag is not cleared); flags can be cleared only after an inactive level is output from the large current pins. Inactive-level outputs can be obtained by setting the MTU2 and MTU2S internal registers. Rev. 2.00 Sep. 10, 2008 Page 519 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) 12.5 Interrupts www..com The POE issues a request to generate an interrupt when the specified condition is satisfied during input level detection or output level comparison. Table 12.5 shows the interrupt sources and their conditions. Table 12.5 Interrupt Sources and Conditions Name OEI1 OEI2 OEI3 Interrupt Source Output enable interrupt 1 Output enable interrupt 2 Output enable interrupt 3 Interrupt Flag POE2F, POE1F, POE0F, and OSF1 POE8F POE4F, POE5F, POE6F, and OSF2 Condition PIE1 * (POE2F + POE1F + POE0F) + OIE1 * OSF1 PIE3 * POE8F PIE2 * (POE4F + POE5F + POE6F) + OIE2 * OSF2 12.6 12.6.1 Usage Note Pin State when a Power-On Reset is Issued from the Watchdog Timer When a power-on reset is issued from the watchdog timer (WDT), initialization of the pin function controller (PFC) sets initial values that select the general input function for the I/O ports. However, when a power-on reset is issued from the WDT while a pin is being handled as high impedance by the port output enable (POE), the pin is placed in the output state for one cycle of the peripheral clock (Pf), after which the function is switched to general input. This also occurs when a power-on reset is issued from the WDT for pins that are being handled as high impedance due to short-circuit detection by the MTU2 and MTU2S. Figure 12.5 shows the state of a pin for which the POE input has selected high impedance handling with the timer output selected when a power-on reset is issued from the WDT. Rev. 2.00 Sep. 10, 2008 Page 520 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) P www..com POE input Pin state Timer output High impedance state Timer output 1P cycle General input PFC setting value Timer output General input Power-on reset by WDT Figure 12.5 Pin State when a Power-On Reset is Issued from the Watchdog Timer Rev. 2.00 Sep. 10, 2008 Page 521 of 1130 REJ09B0402-0200 Section 12 Port Output Enable (POE) www..com Rev. 2.00 Sep. 10, 2008 Page 522 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) Section 13 Watchdog Timer (WDT) www..com This LSI includes the watchdog timer (WDT). This LSI can be reset by the overflow of the counter when the value of the counter has not been updated because of a system runaway. The watchdog timer (WDT) is a single-channel timer that uses a peripheral clock as an input and counts the clock settling time when revoking software standby mode. It can also be used as an interval timer. 13.1 * * * * Features Can be used to ensure the clock settling time: Use the WDT to revoke software standby mode. Can switch between watchdog timer mode and interval timer mode. Generates internal resets in watchdog timer mode: Internal resets occur after counter overflow. An interrupt is generated in interval timer mode An interval timer interrupt is generated when the counter overflows. * Choice of eight counter input clocks Eight clocks (x1 to x1/4096) that are obtained by dividing the peripheral clock can be chosen. * Choice of two resets Power-on reset and manual reset are available. Figure 13.1 shows a block diagram of the WDT. WDTS300B_000020030200 Rev. 2.00 Sep. 10, 2008 Page 523 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) WDT www..com Standby cancellation Standby control Standby mode Peripheral clock (P) WDTOVF Internal reset request Interrupt request Reset control Clock selection Divider Clock selector Interrupt control Overflow Clock WTCSR WTCNT Bus interface Internal bus [Legend] WTCSR: WTCNT: Watchdog timer control/status register Watchdog timer counter Figure 13.1 Block Diagram of WDT Rev. 2.00 Sep. 10, 2008 Page 524 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) 13.2 Input/Output Pin for WDT www..com Table 13.1 lists the WDT pin configuration. Table 13.1 WDT Pin Configuration Pin Name Watchdog timer overflow Abbreviation I/O WDTOVF Description Output When an overflow occurs in watchdog timer mode, an internal reset is generated and this pin outputs the low level for one clock cycle specified by the CKS2 to CKS0 bits in WTCSR. Rev. 2.00 Sep. 10, 2008 Page 525 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) 13.3 Register Descriptions www..com The WDT has the following two registers. Refer to section 25, List of Registers, for the details of the addresses of these registers and the state of registers in each operating mode. Table 13.2 Register Configuration Register Name Watchdog timer counter Watchdog timer control/status register Abbreviation WTCNT WTCSR R/W R/W R/W Initial Value H'00 H'00 Address H'FFFFE810 H'FFFFE812 Access Size 8, 16 8, 16 13.3.1 Watchdog Timer Counter (WTCNT) WTCNT is an 8-bit readable/writable register that increments on the selected clock. When an overflow occurs, it generates a reset in watchdog timer mode and an interrupt in interval time mode. The WTCNT counter is not initialized by an internal reset due to the WDT overflow. The WTCNT counter is initialized to H'00 only by a power-on reset using the RES pin. Use a word access to write to the WTCNT counter, with H'5A in the upper byte. Use a byte access to read WTCNT. Note: WTCNT differs from other registers in that it is more difficult to write to. See section 13.3.3, Notes on Register Access, for details. Bit: 7 6 5 4 3 2 1 0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Rev. 2.00 Sep. 10, 2008 Page 526 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) 13.3.2 Watchdog Timer Control/Status Register (WTCSR) www..com WTCSR is an 8-bit readable/writable register composed of bits to select the clock used for the count, bits to select the timer mode, and overflow flags. WTCSR holds its value in an internal reset due to the WDT overflow. WTCSR is initialized to H'00 only by a power-on reset using the RES pin. When used to count the clock settling time for revoking a software standby, it retains its value after counter overflow. Use a word access to write to WTCSR, with H'A5 in the upper byte. Use a byte access to read WTCSR. Note: WTCSR differs from other registers in that it is more difficult to write to. See section 13.3.3, Notes on Register Access, for details. Bit: 7 TME 6 WT/IT 5 RSTS 4 WOVF 3 IOVF 2 1 CKS[2:0] 0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name TME Initial Value 0 R/W R/W Description Timer Enable Starts and stops timer operation. Clear this bit to 0 when using the WDT to revoke software standby mode. 0: Timer disabled: Count-up stops and WTCNT value is retained 1: Timer enabled 6 WT/IT 0 R/W Timer Mode Select Selects whether to use the WDT as a watchdog timer or an interval timer. 0: Interval timer mode 1: Watchdog timer mode Note: If WT/IT is modified when the WDT is operating, the up-count may not be performed correctly. Rev. 2.00 Sep. 10, 2008 Page 527 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) Bit 5 Bit Name RSTS Initial Value 0 R/W R/W Description Reset Select www..com Selects the type of reset when the WTCNT overflows in watchdog timer mode. In interval timer mode, this setting is ignored. 0: Power-on reset 1: Manual reset 4 WOVF 0 R/W Watchdog Timer Overflow Indicates that the WTCNT has overflowed in watchdog timer mode. This bit is not set in interval timer mode. 0: No overflow 1: WTCNT has overflowed in watchdog timer mode 3 IOVF 0 R/W Interval Timer Overflow Indicates that the WTCNT has overflowed in interval timer mode. This bit is not set in watchdog timer mode. 0: No overflow 1: WTCNT has overflowed in interval timer mode 2 to 0 CKS[2:0] 000 R/W Clock Select 2 to 0 These bits select the clock to be used for the WTCNT count from the eight types obtainable by dividing the peripheral clock (P). The overflow period that is shown inside the parenthesis in the table is the value when the peripheral clock (P) is 40 MHz. 000: P (6.4 s) 001: P /4 (25.6 s) 010: P /16 (102.4 s) 011: P /32 (204.8 s) 100: P /64 (409.6 s) 101: P /256 (1.64 ms) 110: P /1024 (6.55 ms) 111: P /4096 (26.21 ms) Note: If bits CKS2 to CKS0 are modified when the WDT is operating, the up-count may not be performed correctly. Ensure that these bits are modified only when the WDT is not operating. Rev. 2.00 Sep. 10, 2008 Page 528 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) 13.3.3 Notes on Register Access www..com The watchdog timer counter (WTCNT) and watchdog timer control/status register (WTCSR) are more difficult to write to than other registers. The procedure for writing to these registers is given below. Writing to WTCNT and WTCSR: These registers must be written by a word transfer instruction. They cannot be written by a byte or longword transfer instruction. When writing to WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as shown in figure 13.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower byte as the write data. This transfer procedure writes the lower byte data to WTCNT or WTCSR. WTCNT write 15 Address: H'FFFFE810 H'5A 8 7 Write data 0 WTCSR write Address: H'FFFFE812 15 H'A5 8 7 Write data 0 Figure 13.2 Writing to WTCNT and WTCSR Rev. 2.00 Sep. 10, 2008 Page 529 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) 13.4 13.4.1 Operation www..com Revoking Software Standbys The WDT can be used to revoke software standby mode with an NMI interrupt or external interrupt (IRQ). The procedure is described below. (The WDT does not run when resets are used for revoking, so keep the RES pin low until the clock stabilizes.) 1. Before transition to software standby mode, always clear the TME bit in WTCSR to 0. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated when the count overflows. 2. Set the type of count clock used in the CKS2 to CKS0 bits in WTCSR and the initial values for the counter in the WTCNT counter. These values should ensure that the time till count overflow is longer than the clock oscillation settling time. 3. Transition to software standby mode by executing a SLEEP instruction to stop the clock. 4. The WDT starts counting by detecting a change in the level input to the NMI or IRQ pin. 5. When the WDT count overflows, the CPG starts supplying the clock and the LSI resumes operation. The WOVF flag in WTCSR is not set when this happens. 13.4.2 Using Watchdog Timer Mode While operating in watchdog timer mode, the WDT generates an internal reset of the type specified by the RSTS bit in WTCSR and asserts a signal through the WDTOVF pin every time the counter overflows. 1. Set the WT/IT bit in WTCSR to 1, set the reset type in the RSTS bit, set the type of count clock in the CKS2 to CKS0 bits, and set the initial value of the counter in the WTCNT counter. 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode. 3. While operating in watchdog timer mode, rewrite the counter periodically to prevent the counter from overflowing. 4. When the counter overflows, the WDT sets the WOVF flag in WTCSR to 1, asserts a signal through the WDTOVF pin for one cycle of the count clock specified by the CKS2 to CKS0 bits, and generates a reset of the type specified by the RSTS bit. The counter then resumes counting. Rev. 2.00 Sep. 10, 2008 Page 530 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) WTCNT value Overflow occurs H'FF www..com H'00 WT/IT = 1 TME = 1 H'00 is written to WTCNT WOVF = 1 WDTOVF is asserted and an internal reset is generated Count starts WDTOVF signal 32 P clock Time H'00 is written to WTCNT Internal reset signal (power-on reset selected) 3 P + one cycle of count clock Internal reset signal (manual reset selected) 18 P clock Figure 13.3 Operation in Watchdog Timer Mode (When WTCNT Count Clock is Specified to P/32 by CKS2 to CKS0) 13.4.3 Using Interval Timer Mode When operating in interval timer mode, interval timer interrupts are generated at every overflow of the counter. This enables interrupts to be generated at set periods. 1. Clear the WT/IT bit in WTCSR to 0, set the type of count clock in the CKS2 to CKS0 bits, and set the initial value of the counter in the WTCNT counter. 2. Set the TME bit in WTCSR to 1 to start the count in interval timer mode. 3. When the counter overflows, the WDT sets the IOVF flag in WTCSR to 1 and an interval timer interrupt request is sent to the INTC. The counter then resumes counting. Rev. 2.00 Sep. 10, 2008 Page 531 of 1130 REJ09B0402-0200 Section 13 Watchdog Timer (WDT) 13.5 13.5.1 Usage Note www..com WTCNT Setting Value If WTCNT is set to H'FF in interval timer mode, overflow does not occur when WTCNT changes from H'FF to H'00 after one cycle of count clock, but overflow occurs when WTCNT changes from H'FF to H'00 after 257 cycles of count clock. If WTCNT is set to H'FF in watchdog timer mode, overflow occurs when WTCNT changes from H'FF to H'00 after one cycle of count clock. Rev. 2.00 Sep. 10, 2008 Page 532 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Section 14 Serial Communication Interface (SCI) www..com This LSI has three independent serial communication interface (SCI) channels. The SCI can handle both asynchronous and clock synchronous serial communication. In asynchronous serial communication mode, serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function). 14.1 Features * Choice of asynchronous or clock synchronous serial communication mode * Asynchronous mode: Serial data communication is performed by start-stop in character units. The SCIF can communicate with a universal asynchronous receiver/transmitter (UART), an asynchronous communication interface adapter (ACIA), or any other communications chip that employs a standard asynchronous serial system. There are twelve selectable serial data communication formats. Data length: 7 or 8 bits Stop bit length: 1 or 2 bits Parity: Even, odd, or none Multiprocessor communications Receive error detection: Parity, overrun, and framing errors Break detection: Break is detected by reading the RXD pin level directly when a framing error occurs. * Clock synchronous mode: Serial data communication is synchronized with a clock signal. The SCIF can communicate with other chips having a clock synchronous communication function. Data length: 8 bits Receive error detection: Overrun errors * Full duplex communication: The transmitting and receiving sections are independent, so the SCI can transmit and receive simultaneously. Both sections use double buffering, so highspeed continuous data transfer is possible in both the transmit and receive directions. * On-chip baud rate generator with selectable bit rates * Internal or external transmit/receive clock source: From either baud rate generator (internal clock) or SCK pin (external clock) * Choice of LSB-first or MSB-first data transfer (except for 7-bit data in asynchronous mode) Rev. 2.00 Sep. 10, 2008 Page 533 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) * Four types of interrupts: There are four interrupt sources, transmit-data-empty, transmit end, receive-data-full, and receive error interrupts, and each interrupt can be requested www..com independently. The data transfer controller (DTC) can be activated by the transmit-data-empty interrupt or receive-data-full interrupt to transfer data. * Module standby mode can be set Figure 14.1 shows a block diagram of the SCI. Module data bus Bus interface Internal data bus SCRDR SCTDR SCSSR SCSCR SCSMR SCSPTR SCBRR Baud rate generator RXD TXD SCRSR SCTSR SCSDCR Transmission/reception control P P/4 P/16 P/64 Parity generation Parity check SCK Clock External clock TEI TXI RXI ERI SCI [Legend] SCRSR: SCRDR: SCTSR: SCTDR: SCSMR: SCSCR: SCSSR: SCBRR: SCSPTR: SCSDCR: Receive shift register Receive data register Transmit shift register Transmit data register Serial mode register Serial control register Serial status register Bit rate register Serial port register Serial direction control register Figure 14.1 Block Diagram of SCI Rev. 2.00 Sep. 10, 2008 Page 534 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.2 Input/Output Pins www..com The SCI has the serial pins summarized in table 14.1. Table 14.1 Pin Configuration Channel 0 Pin Name* SCK0 RXD0 TXD0 1 SCK1 RXD1 TXD1 2 SCK2 RXD2 TXD2 Note: * I/O I/O Input Output I/O Input Output I/O Input Output Function SCI0 clock input/output SCI0 receive data input SCI0 transmit data output SCI1 clock input/output SCI1 receive data input SCI1 transmit data output SCI2 clock input/output SCI2 receive data input SCI2 transmit data output Pin names SCK, RXD, and TXD are used in the description for all channels, omitting the channel designation. Rev. 2.00 Sep. 10, 2008 Page 535 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.3 Register Descriptions www..com The SCI has the following registers for each channel. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 14.2 Register Configuration Channel Register Name 0 Serial mode register_0 Bit rate register_0 Abbreviation SCSMR_0 SCBRR_0 R/W R/W R/W R/W R/W Initial Value Address H'00 H'FF H'00 H'84 H'F2 H'0x H'00 H'FF H'00 H'84 H'F2 H'0x H'00 H'FF H'00 H'84 H'F2 H'0x H'FFFFC000 H'FFFFC002 H'FFFFC004 H'FFFFC006 H'FFFFC008 H'FFFFC00A H'FFFFC00C H'FFFFC00E H'FFFFC080 H'FFFFC082 H'FFFFC084 H'FFFFC086 H'FFFFC088 H'FFFFC08A H'FFFFC08C H'FFFFC08E H'FFFFC100 H'FFFFC102 H'FFFFC104 H'FFFFC106 H'FFFFC108 H'FFFFC10A H'FFFFC10C H'FFFFC10E Access Size 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 Serial control register_0 SCSCR_0 Transmit data register_0 SCTDR_0 Serial status register_0 SCSSR_0 Receive data register_0 SCRDR_0 Serial direction control register_0 Serial port register_0 1 Serial mode register_1 Bit rate register_1 SCSDCR_0 R/W SCSPTR_0 SCSMR_1 SCBRR_1 R/W R/W R/W R/W R/W Serial control register_1 SCSCR_1 Transmit data register_1 SCTDR_1 Serial status register_1 SCSSR_1 Receive data register_1 SCRDR_1 Serial direction control register_1 Serial port register_1 2 Serial mode register_2 Bit rate register_2 SCSDCR_1 R/W SCSPTR_1 SCSMR_2 SCBRR_2 R/W R/W R/W R/W R/W Serial control register_2 SCSCR_2 Transmit data register_2 SCTDR_2 Serial status register_2 SCSSR_2 Receive data register_2 SCRDR_2 Serial direction control register_2 Serial port register_2 SCSDCR_2 R/W SCSPTR_2 R/W Rev. 2.00 Sep. 10, 2008 Page 536 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.3.1 Receive Shift Register (SCRSR) www..com SCRSR receives serial data. Data input at the RXD pin is loaded into SCRSR in the order received, LSB (bit 0) first, converting the data to parallel form. When one byte has been received, it is automatically transferred to SCRDR. The CPU cannot read or write to SCRSR directly. Bit: 7 6 5 4 3 2 1 0 Initial value: R/W: - - - - - - - - 14.3.2 Receive Data Register (SCRDR) SCRDR is a register that stores serial receive data. After receiving one byte of serial data, the SCI transfers the received data from the receive shift register (SCRSR) into SCRDR for storage and completes operation. After that, SCRSR is ready to receive data. Since SCRSR and SCRDR work as a double buffer in this way, data can be received continuously. SCRDR is a read-only register and cannot be written to by the CPU. Bit: 7 6 5 4 3 2 1 0 Initial value: R/W: - - - - - - - - 14.3.3 Transmit Shift Register (SCTSR) SCTSR transmits serial data. The SCI loads transmit data from the transmit data register (SCTDR) into SCTSR, then transmits the data serially from the TXD pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the next transmit data from SCTDR into SCTSR and starts transmitting again. If the TDRE flag in the serial status register (SCSSR) is set to 1, the SCI does not transfer data from SCTDR to SCTSR. The CPU cannot read or write to SCTSR directly. Bit: 7 6 5 4 3 2 1 0 Initial value: R/W: - - - - - - - - Rev. 2.00 Sep. 10, 2008 Page 537 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.3.4 Transmit Data Register (SCTDR) www..com SCTDR is an 8-bit register that stores data for serial transmission. When the SCI detects that the transmit shift register (SCTSR) is empty, it moves transmit data written in the SCTDR into SCTSR and starts serial transmission. If the next transmit data has been written to SCTDR during serial transmission from SCTSR, the SCI can transmit data continuously. SCTDR can always be written or read to by the CPU. Bit: 7 6 5 4 3 2 1 0 Initial value: R/W: - - - - - - - - 14.3.5 Serial Mode Register (SCSMR) SCSMR is an 8-bit register that specifies the SCI serial communication format and selects the clock source for the baud rate generator. The CPU can always read and write to SCSMR. Bit: 7 C/A 6 CHR 5 PE 4 O/E 3 STOP 2 MP 1 0 CKS[1:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name C/A Initial value 0 R/W R/W Description Communication Mode Selects whether the SCI operates in asynchronous or clock synchronous mode. 0: Asynchronous mode 1: Clock synchronous mode 6 CHR 0 R/W Character Length Selects 7-bit or 8-bit data in asynchronous mode. In the clock synchronous mode, the data length is always eight bits, regardless of the CHR setting. When 7-bit data is selected, the MSB (bit 7) of the transmit data register is not transmitted. 0: 8-bit data 1: 7-bit data Rev. 2.00 Sep. 10, 2008 Page 538 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 5 Bit Name PE Initial value 0 R/W R/W Description Parity Enable www..com Selects whether to add a parity bit to transmit data and to check the parity of receive data, in asynchronous mode. In clock synchronous mode, a parity bit is neither added nor checked, regardless of the PE setting. 0: Parity bit not added or checked 1: Parity bit added and checked* Note: * When PE is set to 1, an even or odd parity bit is added to transmit data, depending on the parity mode (O/E) setting. Receive data parity is checked according to the even/odd (O/E) mode setting. 4 O/E 0 R/W Parity mode Selects even or odd parity when parity bits are added and checked. The O/E setting is used only in asynchronous mode and only when the parity enable bit (PE) is set to 1 to enable parity addition and checking. The O/E setting is ignored in clock synchronous mode, or in asynchronous mode when parity addition and checking is disabled. 0: Even parity 1: Odd parity If even parity is selected, the parity bit is added to transmit data to make an even number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an even number of 1s in the received character and parity bit combined. If odd parity is selected, the parity bit is added to transmit data to make an odd number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an odd number of 1s in the received character and parity bit combined. Rev. 2.00 Sep. 10, 2008 Page 539 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 3 Bit Name STOP Initial value 0 R/W R/W Description Stop Bit Length www..com Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in asynchronous mode. It is ignored in clock synchronous mode because no stop bits are added. 0: One stop bit* 1 2 1: Two stop bits* When receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit, but if the second stop bit is 0, it is treated as the start bit of the next incoming character. Notes: 1. When transmitting, a single 1-bit is added at the end of each transmitted character. 2. When transmitting, two 1 bits are added at the end of each transmitted character. 2 MP 0 R/W Multiprocessor Mode (only in asynchronous mode) Enables or disables multiprocessor mode. The PE and O/E bit settings are ignored in multiprocessor mode. 0: Multiprocessor mode disabled 1: Multiprocessor mode enabled 1, 0 CKS[1:0] 00 R/W Clock Select 1 and 0 Select the internal clock source of the on-chip baud rate generator. Four clock sources are available. P, P/4, P/16 and P/64. For further information on the clock source, bit rate register settings, and baud rate, see section 14.3.10, Bit Rate Register (SCBRR). 00: P 01: P/4 10: P/16 11: P/64 Note: P: Peripheral clock Rev. 2.00 Sep. 10, 2008 Page 540 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.3.6 Serial Control Register (SCSCR) www..com SCSCR is an 8-bit register that enables or disables SCI transmission/reception and interrupt requests and selects the transmit/receive clock source. The CPU can always read and write to SCSCR. Bit: 7 TIE 6 RIE 5 TE 4 RE 3 MPIE 2 TEIE 1 0 CKE[1:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name TIE Initial value 0 R/W R/W Description Transmit Interrupt Enable Enables or disables a transmit-data-empty interrupt (TXI) to be issued when the TDRE flag in the serial status register (SCSSR) is set to 1 after serial transmit data is sent from the transmit data register (SCTDR) to the transmit shift register (SCTSR). TXI can be canceled by clearing the TDRE flag to 0 after reading TDRE = 1 or by clearing the TIE bit to 0. 0: Transmit-data-empty interrupt request (TXI) is disabled 1: Transmit-data-empty interrupt request (TXI) is enabled 6 RIE 0 R/W Receive Interrupt Enable Enables or disables a receive-data-full interrupt (RXI) and a receive error interrupt (ERI) to be issued when the RDRF flag in SCSSR is set to 1 after the serial data received is transferred from the receive shift register (SCRSR) to the receive data register (SCRDR). RXI can be canceled by clearing the RDRF flag after reading RDRF =1. ERI can be canceled by clearing the FER, PER, or ORER flag to 0 after reading 1 from the flag. Both RXI and ERI can also be canceled by clearing the RIE bit to 0. 0: Receive-data-full interrupt (RXI) and receive-error interrupt (ERI) requests are disabled 1: Receive-data-full interrupt (RXI) and receive-error interrupt (ERI) requests are enabled Rev. 2.00 Sep. 10, 2008 Page 541 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 5 Bit Name TE Initial value 0 R/W R/W Description Transmit Enable www..com Enables or disables the SCI serial transmitter. 0: Transmitter disabled* 1: Transmitter enabled* 1 2 Notes: 1. The TDRE flag in SCSSR is fixed at 1. 2. Serial transmission starts after writing transmit data into SCTDR and clearing the TDRE flag in SCSSR to 0 while the transmitter is enabled. Select the transmit format in the serial mode register (SCSMR) before setting TE to 1. 4 RE 0 R/W Receive Enable Enables or disables the SCI serial receiver. 0: Receiver disabled* 1: Receiver enabled* 1 2 Notes: 1. Clearing RE to 0 does not affect the receive flags (RDRF, FER, PER, and ORER). These flags retain their previous values. 2. Serial reception starts when a start bit is detected in asynchronous mode, or synchronous clock input is detected in clock synchronous mode. Select the receive format in SCSMR before setting RE to 1. 3 MPIE 0 R/W Multiprocessor Interrupt Enable (only when MP = 1 in SCSMR in asynchronous mode) When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped and setting of the RDRF, FER, and ORER status flags in SCSSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared to 0 and normal receiving operation is resumed. For details, refer to section 14.4.4, Multiprocessor Communication Function. Rev. 2.00 Sep. 10, 2008 Page 542 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 2 Bit Name TEIE Initial value 0 R/W R/W Description www..com Transmit End Interrupt Enable Enables or disables a transmit end interrupt (TEI) to be issued when no valid transmit data is found in SCTDR during MSB data transmission. TEI can be canceled by clearing the TEND flag to 0 (by clearing the TDRE flag in SCSSR to 0 after reading TDRE = 1) or by clearing the TEIE bit to 0. 0: Transmit end interrupt request (TEI) is disabled 1: Transmit end interrupt request (TEI) is enabled 1, 0 CKE[1:0] 00 R/W Clock Enable 1 and 0 Select the SCI clock source and enable or disable clock output from the SCK pin. Depending on the combination of CKE1 and CKE0, the SCK pin can be used for serial clock output or serial clock input. When selecting the clock output in clock synchronous mode, set the C/A bit in SCSMR to 1 and then set bits CKE1 and CKE0. For details on clock source selection, refer to table 14.14 in section 14.4, Operation. * Asynchronous mode 00: Internal clock, SCK pin used for input pin (The input signal is ignored.) 01: Internal clock, SCK pin used for clock output* 10: External clock, SCK pin used for clock input* 11: External clock, SCK pin used for clock input* * Clock synchronous mode 2 2 1 00: Internal clock, SCK pin used for synchronous clock output 01: Internal clock, SCK pin used for synchronous clock output 10: External clock, SCK pin used for synchronous clock input 11: External clock, SCK pin used for synchronous clock input Notes: 1. The output clock frequency is 16 times the bit rate. 2. The input clock frequency is 16 times the bit rate. Rev. 2.00 Sep. 10, 2008 Page 543 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.3.7 Serial Status Register (SCSSR) www..com SCSSR is an 8-bit register that contains status flags to indicate the SCI operating state. The CPU can always read and write to SCSSR, but cannot write 1 to status flags TDRE, RDRF, ORER, PER, and FER. These flags can be cleared to 0 only after 1 is read from the flags. The TEND flag is a read-only bit and cannot be modified. Bit: 7 TDRE 6 RDRF 5 ORER 4 FER 3 PER 2 TEND 1 MPB 0 MPBT Initial value: 1 0 0 0 0 R/W: R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* 1 R 0 R 0 R/W Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Bit 7 Bit Name TDRE Initial value 1 R/W Description R/(W)* Transmit Data Register Empty Indicates whether data has been transferred from the transmit data register (SCTDR) to the transmit shift register (SCTSR) and SCTDR has become ready to be written with next serial transmit data. 0: Indicates that SCTDR holds valid transmit data [Clearing conditions] * * When 0 is written to TDRE after reading TDRE = 1 When the DTC is activated by a TXI interrupt and transmit data is transferred to SCTDR while the DISEL bit of MRB in the DTC is 0 1: Indicates that SCTDR does not hold valid transmit data [Setting conditions] * * * By a power-on reset or in standby mode When the TE bit in SCSCR is 0 When data is transferred from SCTDR to SCTSR and data can be written to SCTDR Rev. 2.00 Sep. 10, 2008 Page 544 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 6 Bit Name RDRF Initial value 0 R/W Description www..com R/(W)* Receive Data Register Full Indicates that the received data is stored in the receive data register (SCRDR). 0: Indicates that valid received data is not stored in SCRDR [Clearing conditions] * * * By a power-on reset or in standby mode When 0 is written to RDRF after reading RDRF = 1 When the DTC is activated by an RXI interrupt and data is transferred from SCRDR while the DISEL bit of MRB in the DTC is 0 1: Indicates that valid received data is stored in SCRDR [Setting condition] * When serial reception ends normally and receive data is transferred from SCRSR to SCRDR Note: SCRDR and the RDRF flag are not affected and retain their previous states even if an error is detected during data reception or if the RE bit in the serial control register (SCSCR) is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the received data will be lost. Rev. 2.00 Sep. 10, 2008 Page 545 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 5 Bit Name ORER Initial value 0 R/W Description www..com R/(W)* Overrun Error Indicates that an overrun error occurred during reception, causing abnormal termination. 0: Indicates that reception is in progress or was completed successfully*1 [Clearing conditions] * * By a power-on reset or in standby mode When 0 is written to ORER after reading ORER = 1 1: Indicates that an overrun error occurred during reception*2 [Setting condition] * When the next serial reception is completed while RDRF = 1 Notes: 1. The ORER flag is not affected and retains its previous value when the RE bit in SCSCR is cleared to 0. 2. The receive data prior to the overrun error is retained in SCRDR, and the data received subsequently is lost. Subsequent serial reception cannot be continued while the ORER flag is set to 1. Rev. 2.00 Sep. 10, 2008 Page 546 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 4 Bit Name FER Initial value 0 R/W Description www..com R/(W)* Framing Error Indicates that a framing error occurred during data reception in asynchronous mode, causing abnormal termination. 0: Indicates that reception is in progress or was 1 completed successfully* [Clearing conditions] * * By a power-on reset or in standby mode When 0 is written to FER after reading FER = 1 1: Indicates that a framing error occurred during reception [Setting condition] * When the SCI founds that the stop bit at the end of the received data is 0 after completing reception*2 Notes: 1. The FER flag is not affected and retains its previous value when the RE bit in SCSCR is cleared to 0. 2. In 2-stop-bit mode, only the first stop bit is checked for a value to 1; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to SCRDR but the RDRF flag is not set. Subsequent serial reception cannot be continued while the FER flag is set to 1. Rev. 2.00 Sep. 10, 2008 Page 547 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 3 Bit Name PER Initial value 0 R/W Description www..com R/(W)* Parity Error Indicates that a parity error occurred during data reception in asynchronous mode, causing abnormal termination. 0: Indicates that reception is in progress or was 1 completed successfully* [Clearing conditions] * * By a power-on reset or in standby mode When 0 is written to PER after reading PER = 1 1: Indicates that a parity error occurred during 2 reception* [Setting condition] * When the number of 1s in the received data and parity does not match the even or odd parity specified by the O/E bit in the serial mode register (SCSMR). Notes: 1. The PER flag is not affected and retains its previous value when the RE bit in SCSCR is cleared to 0. 2. If a parity error occurs, the receive data is transferred to SCRDR but the RDRF flag is not set. Subsequent serial reception cannot be continued while the PER flag is set to 1. Rev. 2.00 Sep. 10, 2008 Page 548 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 2 Bit Name TEND Initial value 1 R/W R Description Transmit End www..com Indicates that no valid data was in SCTDR during transmission of the last bit of the transmit character and transmission has ended. The TEND flag is read-only and cannot be modified. 0: Indicates that transmission is in progress [Clearing condition] * When 0 is written to TDRE after reading TDRE = 1 1: Indicates that transmission has ended [Setting conditions] * * * By a power-on reset or in standby mode When the TE bit in SCSCR is 0 When TDRE = 1 during transmission of the last bit of a 1-byte serial transmit character Note: The TEND flag value becomes undefined if data is written to SCTDR by activating the DTC by a TXI interrupt. In this case, do not use the TEND flag as the transmit end flag. 1 MPB 0 R Multiprocessor Bit Stores the multiprocessor bit found in the receive data. When the RE bit in SCSCR is cleared to 0, its previous state is retained. 0 MPBT 0 R/W Multiprocessor Bit Transfer Specifies the multiprocessor bit value to be added to the transmit frame. Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Rev. 2.00 Sep. 10, 2008 Page 549 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.3.8 Serial Port Register (SCSPTR) www..com SCSPTR is an 8-bit register that controls input/output and data for the ports multiplexed with the SCI function pins. Data to be output through the TXD pin can be specified to control break of serial transfer. Through bits 3 and 2, data reading and writing through the SCK pin can be specified. Bit 7 enables or disables RXI interrupts. The CPU can always read and write to SCSPTR. When reading the value on the SCI pins, use the respective port register. For details, refer to section 21, I/O Ports. Bit: 7 EIO 6 - 5 - 4 - 3 2 1 0 SPB1IO SPB1DT SPB0IO SPB0DT Initial value: 0 R/W: R/W 0 - 0 - 0 - 0 R/W R/W 0 R/W R/W Bit 7 Bit Name EIO Initial value 0 R/W R/W Description Error Interrupt Only Enables or disables RXI interrupts. While the EIO bit is set to 1, the SCI does not request an RXI interrupt to the CPU even if the RIE bit is set to 1. 0: The RIE bit enables or disables RXI and ERI interrupts. While the RIE bit is 1, RXI and ERI interrupts are sent to the INTC. 1: While the RIE bit is 1, only the ERI interrupt is sent to the INTC. 6 to 4 All 0 Reserved These bits are always read as 0. The write value should always be 0. 3 SPB1IO 0 R/W Clock Port Input/Output in Serial Port Specifies the input/output direction of the SCK pin in the serial port. To output the data specified in the SPB1DT bit through the SCK pin as a port output pin, set the C/A bit in SCSMR and the CKE1 and CKE0 bits in SCSCR to 0. 0: Does not output the SPB1DT bit value through the SCK pin. 1: Outputs the SPB1DT bit value through the SCK pin. Rev. 2.00 Sep. 10, 2008 Page 550 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Bit 2 Bit Name SPB1DT Initial value R/W Description www..com Undefined R/W Clock Port Data in Serial Port Specifies the data output through the SCK pin in the serial port. Output should be enabled by the SPB1IO bit (for details, refer to the SPB1IO bit description). When output is enabled, the SPB1DT bit value is output through the SCK pin. 0: Low level is output 1: High level is output 1 SPB0IO 0 R/W Serial Port Break Output Together with the SPB0DT bit and the TE bit in SCSCR, controls the TXD pin. 0 SPB0DT Undefined R/W Serial Port Break Data Together with the SPB0IO bit and TE bit in SCSCR, controls the TXD pin. Note that the TXD pin function needs to have been selected with the pin function controller (PFC). TE bit SPB0IO setting in bit SCSCR setting 0 0 SPB0DT bit setting * State of TXD pin SPB0DT output disabled (initial state) Output, low level Output, high level Output for transmit data in accord with the serial core logic 0 0 1 1 1 * 0 1 * Note: * Don't care Rev. 2.00 Sep. 10, 2008 Page 551 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.3.9 Serial Direction Control Register (SCSDCR) www..com The DIR bit in the serial direction control register (SCSDCR) selects LSB-first or MSB-first transfer. With an 8-bit data length, LSB-first/MSB-first selection is available regardless of the communication mode. Bit: 7 - 6 - 5 - 4 - 3 DIR 2 - 1 - 0 - Initial value: R/W: 1 R 1 R 1 R 1 R 0 R/W 0 R 1 R 0 R Bit Bit Name Initial Value All 1 R/W R Description Reserved These bits are always read as 1. The write value should always be 1. 7 to 4 3 DIR 0 R/W Data Transfer Direction Selects the serial/parallel conversion format. Valid for an 8-bit transmit/receive format. 0: SCTDR contents are transmitted in LSB-first order Receive data is stored in SCRDR in LSB-first 1: SCTDR contents are transmitted in MSB-first order Receive data is stored in SCRDR in MSB-first 2 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 1 R Reserved This bit is always read as 1. The write value should always be 1. 0 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 552 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.3.10 Bit Rate Register (SCBRR) www..com SCBRR is an 8-bit register that, together with the baud rate generator clock source selected by the CKS1 and CKS0 bits in the serial mode register (SCSMR), determines the serial transmit/receive bit rate. The CPU can always read and write to SCBRR. The SCBRR setting is calculated as follows: Bit: 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W * Asynchronous mode: N= P x 106 - 1 64 x 22n-1 x B * Clock synchronous mode: N= P x 106 - 1 8 x 22n-1 x B B: N: Bit rate (bits/s) SCBRR setting for baud rate generator (0 N 255) (The setting value should satisfy the electrical characteristics.) P: Operating frequency for peripheral modules (MHz) n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and values of n, see table 14.3.) Rev. 2.00 Sep. 10, 2008 Page 553 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.3 SCSMR Settings www..com SCSMR Settings n 0 1 2 3 Clock Source P P/4 P/16 P/64 CKS1 0 0 1 1 CKS0 0 1 0 1 Note: The bit rate error in asynchronous is given by the following formula: Error (%) = P x 106 -1 (N + 1) x B x 64 x 22n-1 x 100 Tables 14.4 to 14.6 show examples of SCBRR settings in asynchronous mode, and tables 14.7 to 14.9 show examples of SCBRR settings in clock synchronous mode. Rev. 2.00 Sep. 10, 2008 Page 554 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.4 Bit Rates and SCBRR Settings in Asynchronous Mode (1) P (MHz) Bit Rate (bits/s) n N 110 150 300 600 1200 2400 4800 9600 14400 19200 28800 31250 38400 10 Error (%) nN www..com 16 Error 12 Error (%) nN 14 Error (%) nN 18 Error n N (%) n N 20 Error (%) (%) 2 177 -0.25 2 129 0.16 2 64 0.16 2 212 0.03 2 155 0.16 2 77 0.16 2 248 -0.17 2 181 0.16 2 90 0.16 3 70 0.03 3 79 -0.12 3 88 3 64 -0.25 0.16 2 207 0.16 2 103 0.16 1 207 0.16 1 103 0.16 0 207 0.16 0 103 0.16 0 51 0 34 0 25 0 16 0 15 0 12 0.16 -0.79 0.16 2.12 0.00 0.16 2 233 0.16 2 116 0.16 1 233 0.16 1 116 0.16 0 233 0.16 0 116 0.16 0 58 0 38 0 28 0 19 0 17 0 14 -0.69 0.16 1.02 -2.34 0.00 -2.34 2 129 0.16 2 64 0.16 1 129 0.16 1 64 0.16 1 155 0.16 1 77 0.16 1 181 0.16 1 90 0.16 1 129 0.16 1 64 0.16 0 129 0.16 0 64 0 32 0 21 0 15 0 10 09 07 0.16 -1.36 -1.36 1.73 -1.36 0.00 1.73 0 155 0.16 0 77 0 38 0 25 0 19 0 12 0 11 09 0.16 0.16 0.16 -2.34 0.16 0.00 -2.34 0 181 0.16 0 90 0 45 0 29 0 22 0 14 0 13 0 10 0.16 -0.93 1.27 -0.93 1.27 0.00 3.57 0 129 0.16 0 64 0 42 0 32 0 21 0 19 0 15 0.16 0.94 -1.36 -1.36 0.00 1.73 Rev. 2.00 Sep. 10, 2008 Page 555 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.5 Bit Rates and SCBRR Settings in Asynchronous Mode (2) P (MHz) Bit Rate (bits/s) n N 110 150 300 600 1200 2400 4800 9600 14400 19200 28800 31250 38400 3 97 3 71 22 Error (%) nN www..com 28 Error 24 Error (%) nN 26 Error (%) nN 30 Error n N (%) n N 32 Error (%) (%) -0.35 -0.54 3 106 -0.44 3 77 0.16 3 114 0.36 3 84 -0.43 3 123 0.23 3 90 0.16 3 132 0.13 3 97 -0.35 3 141 0.03 3 103 0.16 2 207 0.16 2 103 0.16 1 207 0.16 1 103 0.16 0 207 0.16 0 103 0.16 0 68 0 51 0 34 0 31 0 25 0.64 0.16 -0.79 0.00 0.16 2 142 0.16 2 71 -0.54 2 155 0.16 2 77 0.16 2 168 0.16 2 84 -0.43 2 181 0.16 2 90 0.16 2 194 0.16 2 97 -0.35 1 142 0.16 1 71 -0.54 1 155 0.16 1 77 0.16 1 168 0.16 1 84 -0.43 1 181 0.16 1 90 0.16 1 194 0.16 1 97 -0.35 0 142 0.16 0 71 0 47 0 35 0 23 0 21 0 17 -0.54 -0.54 -0.54 -0.54 0.00 -0.54 0 155 0.16 0 77 0 51 0 38 0 25 0 23 0 19 0.16 0.16 0.16 0.16 0.00 -2.34 0 168 0.16 0 84 0 55 0 41 0 27 0 25 0 20 -0.43 0.76 0.76 0.76 0.00 0.76 0 181 0.16 0 90 0 60 0 45 0 29 0 27 0 22 0.16 -0.39 -0.93 1.27 0.00 -0.93 0 194 0.16 0 97 0 64 0 48 0 32 0 29 0 23 -0.35 0.16 -0.35 -1.36 0.00 1.73 Rev. 2.00 Sep. 10, 2008 Page 556 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.6 Bit Rates and SCBRR Settings in Asynchronous Mode (3) P (MHz) Bit Rate (bits/s) n 110 150 300 600 1200 2400 4800 9600 14400 19200 28800 31250 38400 3 3 2 2 1 1 0 0 0 0 0 0 0 34 Error N (%) n N www..com 38 40 Error Error n N (%) 36 Error (%) n N (%) 150 110 220 110 220 110 220 110 73 54 36 33 27 -0.05 -0.29 0.16 -0.29 0.16 -0.29 0.16 -0.29 -0.29 0.62 -0.29 0.00 -1.18 3 3 2 2 1 1 0 0 0 0 0 0 0 159 116 233 116 233 116 233 116 77 58 38 35 28 -0.12 0.16 0.16 0.16 0.16 0.16 0.16 0.16 0.16 -0.69 0.16 0.00 1.02 3 3 2 2 1 1 0 0 0 0 0 0 0 168 123 246 123 246 123 246 123 81 61 40 37 30 -0.19 -0.24 0.16 -0.24 0.16 -0.24 0.16 -0.24 0.57 -0.24 0.57 0.00 -0.24 3 3 3 2 2 1 1 0 0 0 0 0 0 177 129 64 129 64 129 64 129 86 64 42 39 32 -0.25 0.16 0.16 0.16 0.16 0.16 0.16 0.16 -0.22 0.16 0.94 0.00 -1.36 Rev. 2.00 Sep. 10, 2008 Page 557 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.7 Bit Rates and SCBRR Settings in Clock Synchronous Mode (1) P (MHz) Bit Rate (bits/s) 250 500 1000 2500 5000 10000 25000 50000 100000 250000 500000 1000000 2500000 5000000 10 n 3 3 2 1 1 0 0 0 0 0 0 0 N 155 77 155 249 124 249 99 49 24 9 4 0* n 3 3 2 2 1 1 0 0 0 0 0 0 12 N 187 93 187 74 149 74 119 59 29 11 5 2 n 3 3 2 2 1 1 0 0 0 0 0 14 N 218 108 218 87 174 87 139 69 34 13 6 n 3 3 2 2 1 1 0 0 0 0 0 0 16 N 249 124 249 99 199 99 159 79 39 15 7 3 3 3 2 1 1 0 0 0 0 0 140 69 112 224 112 179 89 44 17 8 3 3 2 1 1 0 0 0 0 0 0 0 0 155 77 124 249 124 199 99 49 19 9 4 1 0* n www..com 18 N n 20 N Rev. 2.00 Sep. 10, 2008 Page 558 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.8 Bit Rates and SCBRR Settings in Clock Synchronous Mode (2) P (MHz) Bit Rate (bits/s) 250 500 1000 2500 5000 10000 25000 50000 100000 250000 500000 1000000 2500000 5000000 3 3 2 2 1 0 0 0 0 0 171 85 137 68 137 219 109 54 21 10 3 3 2 2 1 0 0 0 0 0 0 187 93 149 74 149 239 119 59 23 11 5 3 3 2 2 1 1 0 0 0 0 202 101 162 80 162 64 129 64 25 12 3 3 2 2 1 1 0 0 0 0 0 218 108 174 87 174 69 139 69 27 13 6 3 3 2 2 1 1 0 0 0 0 0 233 116 187 93 187 74 149 74 29 14 2 3 3 2 2 1 1 0 0 0 0 0 249 124 199 99 199 79 159 79 31 15 7 22 n N n 24 N n 26 N n 28 N n www..com 30 N n 32 N Rev. 2.00 Sep. 10, 2008 Page 559 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.9 Bit Rates and SCBRR Settings in Clock Synchronous Mode (3) P (MHz) Bit Rate (bits/s) 250 500 1000 2500 5000 10000 25000 50000 100000 250000 500000 1000000 2500000 5000000 3 2 2 1 1 0 0 0 0 132 212 105 212 84 169 84 33 16 3 2 2 1 1 0 0 0 0 0 140 224 112 224 89 179 89 35 17 8 3 2 2 1 1 0 0 0 0 147 237 118 237 94 189 94 37 18 3 2 2 1 1 0 0 0 0 0 0 0 155 249 124 249 99 199 99 39 19 9 3 1 34 n N n 36 N n 38 N n www..com 40 N [Legend] Blank: No setting possible : Setting possible, but error occurs *: Continuous transmission/reception is disabled. Note: Settings with an error of 1% or less are recommended. Rev. 2.00 Sep. 10, 2008 Page 560 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.10 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Tables 14.11 and 14.12 list the maximum rates for external www..com clock input. Table 14.10 Maximum Bit Rates for Various Frequencies with Baud Rate Generator (Asynchronous Mode) Settings P (MHz) 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 Maximum Bit Rate (bits/s) 312500 375000 437500 500000 562500 625000 687500 750000 812500 875000 937500 1000000 1062500 1125000 1187500 1250000 n 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 N 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Rev. 2.00 Sep. 10, 2008 Page 561 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.11 Maximum Bit Rates with External Clock Input (Asynchronous Mode) P (MHz) 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 External Input Clock (MHz) 2.5000 3.0000 3.5000 4.0000 4.5000 5.0000 5.5000 6.0000 6.5000 7.0000 7.5000 8.0000 8.5000 9.0000 9.5000 10.0000 www..com Maximum Bit Rate (bits/s) 156250 187500 218750 250000 281250 312500 343750 375000 406250 437500 468750 500000 531250 562500 593750 625000 Rev. 2.00 Sep. 10, 2008 Page 562 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.12 Maximum Bit Rates with External Clock Input (Clock Synchronous Mode) P (MHz) 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 External Input Clock (MHz) 1.6667 2.0000 2.3333 2.6667 3.0000 3.3333 3.6667 4.0000 4.3333 4.6667 5.0000 5.3333 5.6667 6.0000 6.3333 6.6667 www..com Maximum Bit Rate (bits/s) 1666666.7 2000000.0 2333333.3 2666666.7 3000000.0 3333333.3 3666666.7 4000000.0 4333333.3 4666666.7 5000000.0 5333333.3 5666666.7 6000000.0 6333333.3 6666666.7 Rev. 2.00 Sep. 10, 2008 Page 563 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.4 14.4.1 Operation www..com Overview For serial communication, the SCI has an asynchronous mode in which characters are synchronized individually, and a clock synchronous mode in which communication is synchronized with clock pulses. Asynchronous or clock synchronous mode is selected and the transmit format is specified in the serial mode register (SCSMR) as shown in table 14.13. The SCI clock source is selected by the combination of the C/A bit in SCSMR and the CKE1 and CKE0 bits in the serial control register (SCSCR) as shown in table 14.14. Asynchronous Mode * Data length is selectable: 7 or 8 bits. * Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the preceding selections constitutes the communication format and character length. * In receiving, it is possible to detect framing errors, parity errors, overrun errors, and breaks. * An internal or external clock can be selected as the SCI clock source. When an internal clock is selected, the SCI operates using the clock supplied by the onchip baud rate generator and can output a clock with a frequency 16 times the bit rate. When an external clock is selected, the external clock input must have a frequency 16 times the bit rate. (The on-chip baud rate generator is not used.) Clock Synchronous Mode * The transmission/reception format has a fixed 8-bit data length. * In receiving, it is possible to detect overrun errors. * An internal or external clock can be selected as the SCI clock source. When an internal clock is selected, the SCI operates using the on-chip baud rate generator, and outputs a serial clock signal to external devices. When an external clock is selected, the SCI operates on the input serial clock. The on-chip baud rate generator is not used. Rev. 2.00 Sep. 10, 2008 Page 564 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Table 14.13 SCSMR Settings and SCI Communication Formats SCSMR Settings Bit 7 Bit 6 Bit 5 Bit 3 C/A CHR PE STOP Mode 0 0 0 0 1 1 0 1 1 0 0 1 1 0 1 1 x x x Clock synchronous 8-bit Not set Set 7-bit Not set Set Asynchronous www..com SCI Communication Format Data Length 8-bit Parity Bit Not set Stop Bit Length 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits None [Legend] x: Don't care Table 14.14 SCSMR and SCSCR Settings and SCI Clock Source Selection SCSMR SCSCR Settings Bit 7 C/A 0 Bit 1 CKE1 0 Bit 0 CKE0 0 1 1 0 1 1 0 0 1 1 0 1 Clock synchronous Mode Clock Source SCK Pin Function SCI does not use the SCK pin. Clock with a frequency 16 times the bit rate is output. External Input a clock with frequency 16 times the bit rate. Internal Serial clock is output. Asynchronous Internal External Input the serial clock. Rev. 2.00 Sep. 10, 2008 Page 565 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.4.2 Operation in Asynchronous Mode www..com In asynchronous mode, each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time. The transmitting and receiving sections of the SCI are independent, so full duplex communication is possible. Both the transmitter and receiver have a double-buffered structure so that data can be read or written during transmission or reception, enabling continuous data transfer. Figure 14.2 shows the general format of asynchronous serial communication. In asynchronous serial communication, the communication line is normally held in the mark (high) state. The SCI monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and stop bit (high), in that order. When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the start bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate. Receive data is latched at the center of each bit. Idle state (mark state) 1 0/1 Parity bit 1 bit or none 1 Serial data LSB 0 Start bit 1 bit MSB D1 D2 D3 D4 D5 D6 D7 1 1 D0 Stop bit Transmit/receive data 7 or 8 bits One unit of transfer data (character or frame) 1 or 2 bits Figure 14.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits) Rev. 2.00 Sep. 10, 2008 Page 566 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Transmit/Receive Formats Table 14.15 shows the transfer formats that can be selected in asynchronous mode. Any of 12 transfer formats can be selected according to the SCSMR settings. Table 14.15 Serial Transfer Formats (Asynchronous Mode) SCSMR Settings CHR 0 Serial Transfer Format and Frame Length STOP 0 1 2 3 4 5 6 7 8 9 10 11 12 www..com PE 0 MP 0 S 8-bit data STOP 0 0 0 1 S 8-bit data STOP STOP 0 1 0 0 S 8-bit data P STOP 0 1 0 1 S 8-bit data P STOP STOP 1 0 0 0 S 7-bit data STOP 1 0 0 1 S 7-bit data STOP STOP 1 1 0 0 S 7-bit data P STOP 1 1 0 1 S 7-bit data P STOP STOP 0 x 1 0 S 8-bit data MPB STOP 0 x 1 1 S 8-bit data MPB STOP STOP 1 x 1 0 S 7-bit data MPB STOP 1 x 1 1 S 7-bit data MPB STOP STOP [Legend] S: Start bit STOP: Stop bit P: Parity bit MPB: Multiprocessor bit x: Don't care Rev. 2.00 Sep. 10, 2008 Page 567 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Clock An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is selected by the C/A bit in the serial mode register (SCSMR) and bits CKE1 and CKE0 in the serial control register (SCSCR) (table 14.14). When an external clock is input at the SCK pin, it must have a frequency equal to 16 times the desired bit rate. When the SCI operates on an internal clock, it can output a clock signal at the SCK pin. The frequency of this output clock is equal to 16 times the desired bit rate. Transmitting and Receiving Data SCI Initialization (Asynchronous Mode): Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCI as follows. When changing the operation mode or the communication format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing the TE bit to 0 sets the TDRE flag to 1 and initializes the transmit shift register (SCTSR). Clearing the RE bit to 0, however, does not initialize the RDRF, PER, FER, and ORER flags or receive data register (SCRDR), which retain their previous contents. When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCI operation becomes unreliable if the clock is stopped. www..com Rev. 2.00 Sep. 10, 2008 Page 568 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Start initialization [1] [2] [3] Clear RIE, TIE, TEIE, MPIE, TE, and RE bits in SCSCR to 0* [4] Set CKE1 and CKE0 bits in SCSCR (TE and RE bits are 0) Set data transfer format in SCSMR, SCSDCR [1] [2] Set value in SCBRR Wait [3] [5] No 1-bit interval elapsed? Yes Set the PFC for the external pins to be used (SCK, TXD, RXD) Set TE and RE bits of SCSCR to 1 Set the RIE, TIE, TEIE, and MPIE bits in SCSCR Set the clock selection in SCSCR. Set the datawww..com transfer format in SCSMR and SCSDCR. Write a value corresponding to the bit rate to SCBRR. Not necessary if an external clock is used. Set PFC of the external pin used. Set RXD input during receiving and TXD output during transmitting. Set SCK input/output according to contents set by CKE1 and CKE0. When CKE1 and CKE0 are 0 in asynchronous mode, setting the SCK pin is unnecessary. Outputting clocks from the SCK pin starts at synchronous clock output setting. Set the TE bit or RE bit in SCSCR to 1.* Also make settings of the RIE, TIE, TEIE, and MPIE bits. At this time, the TXD, RXD, and SCK pins are ready to be used. The TXD pin is in a mark state during transmitting, and RXD pin is in an idle state for waiting the start bit during receiving. [4] [5] < Initialization completed> Note : * In simultaneous transmit/receive operation, the TE and RE bits must be cleared to 0 or set to 1 simultaneously. Figure 14.3 Sample Flowchart for SCI Initialization Rev. 2.00 Sep. 10, 2008 Page 569 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Transmitting Serial Data (Asynchronous Mode): Figure 14.4 shows a sample flowchart for serial transmission. www..com Use the following procedure for serial data transmission after enabling the SCI for transmission. Start of transmission [1] SCI status check and transmit data write: Read TDRE flag in SCSSR No Read SCSSR and check that the TDRE flag is set to 1, then write transmit data to SCTDR, and clear the TDRE flag to 0. [2] Serial transmission continuation procedure: To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to SCTDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request, and data is written to SCTDR. No [3] Break output at the end of serial transmission: To output a break in serial transmission, clear the SPB0DT bit to 0 and set the SPB0IO bit to 1 in SCSPTR, then clear the TE bit in SCSCR to 0. TDRE = 1? Yes Write transmit data in SCTDR and clear TDRE bit in SCSSR to 0 All data transmitted? Yes Read TEND flag in SCSSR No TEND = 1? Yes Break output? Yes Clear SPB0DT to 0 and set SPB0IO to 1 Clear TE bit in SCSCR to 0 No End of transmission Figure 14.4 Sample Flowchart for Transmitting Serial Data Rev. 2.00 Sep. 10, 2008 Page 570 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) In serial transmission, the SCI operates as described below. 1. The SCI monitors the TDRE flag in the serial status register (SCSSR). If it is cleared to 0, the SCI recognizes that data has been written to the transmit data register (SCTDR) and transfers the data from SCTDR to the transmit shift register (SCTSR). 2. After transferring data from SCTDR to SCTSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in the serial control register (SCSCR) is set to 1 at this time, a transmit-data-empty interrupt (TXI) request is generated. The serial transmit data is sent from the TXD pin in the following order. A. Start bit: One-bit 0 is output. B. Transmit data: 8-bit or 7-bit data is output in LSB-first order. C. Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multiprocessor bit is output. (A format in which neither parity nor multiprocessor bit is output can also be selected.) D. Stop bit(s): One or two 1 bits (stop bits) are output. E. Mark state: 1 is output continuously until the start bit that starts the next transmission is sent. 3. The SCI checks the TDRE flag at the timing for sending the stop bit. If the TDRE flag is 0, the data is transferred from SCTDR to SCTSR, the stop bit is sent, and then serial transmission of the next frame is started. If the TDRE flag is 1, the TEND flag in SCSSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output. If the TEIE bit in SCSCR is set to 1 at this time, a TEI interrupt request is generated. www..com Rev. 2.00 Sep. 10, 2008 Page 571 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Figure 14.5 shows an example of the operation for transmission. www..com 1 Serial data Start bit 0 D0 D1 Data D7 Parity Stop Start bit bit bit 0/1 1 0 D0 D1 Data D7 Parity Stop bit bit 0/1 1 1 Idle state (mark state) TDRE TEND TXI interrupt TXI interrupt request request Data written to SCTDR and TDRE flag cleared to 0 by TXI interrupt handler One frame TEI interrupt request Figure 14.5 Example of Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit) Rev. 2.00 Sep. 10, 2008 Page 572 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Receiving Serial Data (Asynchronous Mode): Figures 14.6 and 14.7 show a sample flowchart for serial reception. www..com Use the following procedure for serial data reception after enabling the SCI for reception. [1] Receive error handling and break detection: If a receive error occurs, read the ORER, PER, and FER flags in SCSSR to identify the error. After performing the appropriate error processing, ensure that the ORER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can also be detected by reading the value of the RXD pin. [2] SCI status check and receive data read: Read RDRF flag in SCSSR No Read SCSSR and check that RDRF = 1, then read the receive data in SCRDR clear the RDRF flag to 0. [3] Serial reception continuation procedure: To continue serial reception, clear the RDRF flag to 0 before the stop bit for the current frame is received. The RDRF flag is cleared automatically when the data transfer controller (DTC) is activated to read the SCRDR value, and this step is not needed. Start of reception Read ORER, PER, and FER flags in SCSSR PER, FER, or ORER = 1? No Yes Error handling RDRF = 1? Yes Read receive data in SCRDR, and clear RDRF flag in SCSSR to 0 No All data received? Yes Clear RE bit in SCSCR to 0 End of reception Figure 14.6 Sample Flowchart for Receiving Serial Data (1) Rev. 2.00 Sep. 10, 2008 Page 573 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Error processing www..com No ORER = 1? Yes Overrun error processing No FER = 1? Yes Yes Break? No Framing error processing Clear RE bit in SCSCR to 0 No PER = 1? Yes Parity error processing Clear ORER, PER, and FER flags in SCSSR to 0 Figure 14.7 Sample Flowchart for Receiving Serial Data (2) Rev. 2.00 Sep. 10, 2008 Page 574 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) In serial reception, the SCI operates as described below. 1. The SCI monitors the transmission line, and if a 0 start bit is detected, performs internal synchronization and starts reception. 2. The received data is stored in SCRSR in LSB-to-MSB order. 3. The parity bit and stop bit are received. After receiving these bits, the SCI carries out the following checks. A. Parity check: The SCI counts the number of 1s in the received data and checks whether the count matches the even or odd parity specified by the O/E bit in the serial mode register (SCSMR). B. Stop bit check: The SCI checks whether the stop bit is 1. If there are two stop bits, only the first is checked. C. Status check: The SCI checks whether the RDRF flag is 0 and the received data can be transferred from the receive shift register (SCRSR) to SCRDR. If all the above checks are passed, the RDRF flag is set to 1 and the received data is stored in SCRDR. If a receive error is detected, the SCI operates as shown in table 14.16 Note: When a receive error occurs, subsequent reception cannot be continued. In addition, the RDRF flag will not be set to 1 after reception; be sure to clear the error flag to 0. 4. If the EIO bit in SCSPTR is cleared to 0 and the RIE bit in SCSCR is set to 1 when the RDRF flag changes to 1, a receive-data-full interrupt (RXI) request is generated. If the RIE bit in SCSCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive error interrupt (ERI) request is generated. Table 14.16 Receive Errors and Error Conditions Receive Error Overrun error Abbreviation ORER Error Condition When the next data reception is completed while the RDRF flag in SCSSR is set to 1 When the stop bit is 0 Data Transfer The received data is not transferred from SCRSR to SCRDR. The received data is transferred from SCRSR to SCRDR. The received data is transferred from SCRSR to SCRDR. www..com Framing error FER Parity error PER When the received data does not match the even or odd parity specified in SCSMR Rev. 2.00 Sep. 10, 2008 Page 575 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Figure 14.8 shows an example of the operation for reception. www..com 1 Serial data Start bit Data Parity Stop Start bit bit bit Data Parity Stop bit bit 0 D0 D1 D7 0/1 1 0 D0 D1 D7 0/1 1 0/1 RDRF FER RXI interrupt request One frame Data read and RDRF flag cleared to 0 by RXI interrupt handler ERI interrupt request generated by framing error Figure 14.8 Example of SCI Receive Operation (8-Bit Data, Parity, One Stop Bit) 14.4.3 Clock Synchronous Mode In clock synchronous mode, the SCIF transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication. The SCI transmitter and receiver are independent, so full-duplex communication is possible while sharing the same clock. Both the transmitter and receiver have a double-buffered structure so that data can be read or written during transmission or reception, enabling continuous data transfer. Figure 14.9 shows the general format in clock synchronous serial communication. One unit of transfer data (character or frame) * Synchronization clock LSB Serial data Don't care Note: * High level except in continuous transfer Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 MSB Bit 7 Don't care * Figure 14.9 Data Format in Clock Synchronous Communication Rev. 2.00 Sep. 10, 2008 Page 576 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) In clock synchronous serial communication, each data bit is output on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of www..com the serial clock. In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB. In clock synchronous mode, the SCI transmits or receives data by synchronizing with the rising edge of the serial clock. Communication Format The data length is fixed at eight bits. No parity bit can be added. Clock An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCI transmit/receive clock. For selection of the SCI clock source, see table 14.14. When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCI is not transmitting or receiving, the clock signal remains in the high state. When only reception is performed, output of the synchronous clock continues until an overrun error occurs or the RE bit is cleared to 0. For the reception of n characters, select the external clock as the clock source. If the internal clock has to be used, set RE and TE to 1, then transmit n characters of dummy data at the same time as receiving the n characters of data. Transmitting and Receiving Data SCI Initialization (Clock Synchronous Mode): Before transmitting, receiving, or changing the mode or communication format, the software must clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCI. Clearing TE to 0 sets the TDRE flag to 1 and initializes the transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER flags and receive data register (SCRDR), which retain their previous contents. Rev. 2.00 Sep. 10, 2008 Page 577 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Figure 14.10 shows a sample flowchart for initializing the SCI. www..com Start initialization [1] [2] Set the clock selection in SCSCR. Set the data transfer format in SCSMR. Write a value corresponding to the bit rate to SCBRR. Not necessary if an external clock is used. Set PFC of the external pin used. Set RXD input during receiving and TXD output during transmitting. Set SCK input/output according to contents set by CKE1 and CKE0. Set the TE bit or RE bit in SCR to 1.* Also make settings of the RIE, TIE, TEIE, and MPIE bits. At this time, the TXD, RXD, and SCK pins are ready to be used. The TXD pin is in a mark state during transmitting. When synchronous clock output (clock master) is set during receiving in clock synchronous mode, outputting clocks from the SCK pin starts. Clear RIE, TIE, TEIE, MPIE, TE and RE bits in SCSCR to 0* [3] Set CKE1 and CKE0 bits in SCSCR (TE and RE bits are 0) Set data transfer format in SCSMR [1] [4] [2] [5] Set value in SCBRR Wait [3] No 1-bit interval elapsed? Yes Set the PFC for the external pins to be used (SCK, TXD, RXD) Set TE and RE bits of SCSCR to 1 Set the RIE, TIE, TEIE, and MPIE bits in SCSCR [4] [5] Figure 14.10 Sample Flowchart for SCI Initialization Rev. 2.00 Sep. 10, 2008 Page 578 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Transmitting Serial Data (Clock Synchronous Mode): Figure 14.11 shows a sample flowchart for transmitting serial data. www..com Use the following procedure for serial data transmission after enabling the SCI for transmission. Start of transmission [1] SCI status check and transmit data write: Read SCSSR and check that the TDRE flag is set to 1, then write transmit data to SCTDR, and clear the TDRE flag to 0. [2] Serial transmission continuation procedure: To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to SCTDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request, and data is written to SCTDR. Read TDRE flag in SCSSR No TDRE = 1? Yes Write transmit data to SCTDR and clear TDRE flag in SCSSR to 0 No All data transmitted? Yes Read TEND flag in SCSSR TEND = 1? Yes Clear TE bit in SCSCR to 0 No End of transmission Figure 14.11 Sample Flowchart for Transmitting Serial Data Rev. 2.00 Sep. 10, 2008 Page 579 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) In transmitting serial data, the SCI operates as follows: 1. The SCI monitors the TDRE flag in the serial status register (SCSSR). If it is cleared to 0, the SCI recognizes that data has been written to the transmit data register (SCTDR) and transfers the data from SCTDR to the transmit shift register (SCTSR). 2. After transferring data from SCTDR to SCTSR, the SCI sets the TDRE flag to 1 and starts transmission. If the transmit-data-empty interrupt enable bit (TIE) in the serial control register (SCSCR) is set to 1 at this time, a transmit-data-empty interrupt (TXI) request is generated. If clock output mode is selected, the SCI outputs eight synchronous clock pulses. If an external clock source is selected, the SCI outputs data in synchronization with the input clock. Data is output from the TXD pin in order from the LSB (bit 0) to the MSB (bit 7). 3. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7). If the TDRE flag is 0, the data is transferred from SCTDR to SCTSR and serial transmission of the next frame is started, If the TDRE flag is 1, the TEND flag in SCSSR is set to 1, the MSB (bit 7) is sent, and then the TXD pin holds the states. If the TEIE bit in SCSCR is set to 1 at this time, a TEI interrupt request is generated. 4. After the end of serial transmission, the SCK pin is held in the high state. Figure 14.12 shows an example of SCI transmit operation. Transfer direction www..com Synchronization clock LSB MSB Serial data Bit 0 Bit 1 Bit 7 Bit 0 Bit 1 Bit 6 Bit 7 TDRE TEND TXI interrupt Data written to SCTDR TXI interrupt and TDRE flag cleared request request to 0 by TXI interrupt handler One frame TEI interrupt request Figure 14.12 Example of SCI Transmit Operation Rev. 2.00 Sep. 10, 2008 Page 580 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Receiving Serial Data (Clock Synchronous Mode): Figures 14.13 and 14.14 show a sample flowchart for receiving serial data. Use the following procedure for serial data reception after www..com enabling the SCIF for reception. When switching from asynchronous mode to clock synchronous mode, make sure that the ORER, PER, and FER flags are all cleared to 0. If the FER or PER flag is set to 1, the RDRF flag will not be set and data reception cannot be started. [1] Receive error handling: Read the ORER flag in SCSSR to identify any error, perform the appropriate error handling, then clear the ORER flag to 0. Reception cannot be resumed while the ORER flag is set to 1. [2] SCI status check and receive data read: Read SCSSR and check that RDRF = 1, then read the receive data in SCRDR, and clear the RDRF flag to 0. The transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt. [3] Serial reception continuation procedure: Start of reception Read ORER flag in SCSSR ORER = 1? No Yes Error handling Read RDRF flag in SCSSR No RDRF = 1? Yes Read receive data in SCRDR, and clear RDRF flag in SCSSR to 0 No All data received? Yes To continue serial reception, read the receive data register (SCRDR) and clear the RDRF flag to 0 before the MSB (bit 7) of the current frame is received. The RDRF flag is cleared automatically when the data transfer controller (DTC) is activated by a receive-data-full interrupt (RXI) request to read the SCRDR value, and this step is not needed. Clear RE bit in SCSCR to 0 End of reception Figure 14.13 Sample Flowchart for Receiving Serial Data (1) Rev. 2.00 Sep. 10, 2008 Page 581 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Error handling www..com No ORER = 1? Yes Overrun error handling Clear ORER flag in SCSSR to 0 End Figure 14.14 Sample Flowchart for Receiving Serial Data (2) In receiving, the SCI operates as follows: 1. The SCI synchronizes with serial clock input or output and initializes internally. 2. Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving the data, the SCI checks whether the RDRF flag is 0 and the receive data can be transferred from SCRSR to SCRDR. If this check is passed, the SCI sets the RDRF flag to 1 and stores the received data in SCRDR. If a receive error is detected, the SCI operates as shown in table 14.16. In this state, subsequent reception cannot be continued. In addition, the RDRF flag will not be set to 1 after reception; be sure to clear the RDRF flag to 0. 3. After setting RDRF to 1, if the receive-data-full interrupt enable bit (RIE) is set to 1 in SCSCR, the SCI requests a receive-data-full interrupt (RXI). If the ORER bit is set to 1 and the RIE bit in SCSCR is also set to 1, the SCI requests a receive error interrupt (ERI). Rev. 2.00 Sep. 10, 2008 Page 582 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Figure 14.15 shows an example of SCI receive operation. www..com Transfer direction Synchronization clock Serial data Bit 7 Bit 0 Bit 7 Bit 0 Bit 1 Bit 6 Bit 7 RDRF ORER RXI interrupt Data read from SCRDR and RXI interrupt request RDRF flag cleared to 0 by RXI request interrupt handler One frame ERI interrupt request by overrun error Figure 14.15 Example of SCI Receive Operation Transmitting and Receiving Serial Data Simultaneously (Clock Synchronous Mode): Figure 14.16 shows a sample flowchart for transmitting and receiving serial data simultaneously. Use the following procedure for serial data transmission and reception after enabling the SCI for transmission and reception. Rev. 2.00 Sep. 10, 2008 Page 583 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Start of transmission and reception [1] Read TDRE flag in SCSSR No TDRE = 1? [2] Yes Write transmit data to SCTDR and clear TDRE flag in SCSSR to 0 SCI status check and transmit data write: www..com Read SCSSR and check that the TDRE flag is set to 1, then write transmit data to SCTDR and clear the TDRE flag to 0. Transition of the TDRE flag from 0 to 1 can also be identified by a TXI interrupt. Receive error processing: If a receive error occurs, read the ORER flag in SCSSR, and after performing the appropriate error processing, clear the ORER flag to 0. Reception cannot be resumed if the ORER flag is set to 1. SCI status check and receive data read: Read SCSSR and check that the RDRF flag is set to 1, then read the receive data in SCRDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt. Serial transmission/reception continuation procedure: To continue serial transmission/reception, before the MSB (bit 7) of the current frame is received, finish reading the RDRF flag, reading SCRDR, and clearing the RDRF flag to 0. Also, before the MSB (bit 7) of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to SCTDR and clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request and data is written to SCTDR. Also, the RDRF flag is cleared automatically when the DTC is activated by a receive data full interrupt (RXI) request and the SCRDR value is read. Read ORER flag in SCSSR Yes [3] ORER = 1? No Error processing [4] Read RDRF flag in SCSSR No RDRF = 1? Yes Write transmit data to SCTDR, and clear TDRE flag in SCSSR to 0 No All data received? Yes Clear TE and RE bits in SCSCR to 0 End of transmission and reception Note: When switching from transmit or receive operation to simultaneous transmit and receive operations, first clear the TE bit and RE bit to 0, then set both these bits to 1 simultaneously. Figure 14.16 Sample Flowchart for Transmitting/Receiving Serial Data Rev. 2.00 Sep. 10, 2008 Page 584 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.4.4 Multiprocessor Communication Function www..com Use of the multiprocessor communication function enables data transfer to be performed among a number of processors sharing communication lines by means of asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle, and if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 14.17 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. The receiving station skips data until data with a 1 multiprocessor bit is sent. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received. The SCI uses the MPIE bit in SCSCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from SCRSR to SCRDR, error flag detection, and setting the SCSSR status flags, RDRF, FER, and OER to 1 are inhibited until data with a 1 multiprocessor bit is received. On reception of receive character with a 1 multiprocessor bit, the MPBR bit in SCSSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCSCR is set to 1 at this time, an RXI interrupt is generated. When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode. Rev. 2.00 Sep. 10, 2008 Page 585 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Transmitting station Serial transmission line www..com Receiving station A (ID = 01) Serial data Receiving station B (ID = 02) Receiving station C (ID = 03) Receiving station D (ID = 04) H'01 (MPB = 1) ID transmission cycle = receiving station specification H'AA (MPB = 0) Data transmission cycle = Data transmission to receiving station specified by ID [Legend] MPB: Multiprocessor bit Figure 14.17 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A) Rev. 2.00 Sep. 10, 2008 Page 586 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.4.5 Multiprocessor Serial Data Transmission www..com Figure 14.18 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SCSSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SCSSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode. Initialization Start transmission [1] [1] Read TDRE flag in SCSSR [2] [2] SCI initialization: Set the TXD pin using the PFC. After the TE bit is set to 1, 1 is output for one frame, and transmission is enabled. However, data is not transmitted. SCI status check and transmit data write: Read SCSSR and check that the TDRE flag is set to 1, then write transmit data to SCTDR. Set the MPBT bit in SCSSR to 0 or 1. Finally, clear the TDRE flag to 0. Serial transmission continuation procedure: To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to SCTDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request, and data is written to SCTDR. Break output at the end of serial transmission: To output a break in serial transmission, first clear the port data register (DR) to 0, then clear the TE bit to 0 in SCSCR and use the PFC to select the TXD pin as an output port. No TDRE = 1? Yes Write transmit data to SCTDR and set MPBT bit in SCSSR [3] Clear TDRE flag to 0 No All data transmitted? [3] Yes Read TEND flag in SCSSR No TEND = 1? [4] Yes No Break output? Yes Clear DR to 0 [4] Clear TE bit in SCSCR to 0; select the TXD pin as an output port with the PFC Figure 14.18 Sample Multiprocessor Serial Transmission Flowchart Rev. 2.00 Sep. 10, 2008 Page 587 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.4.6 Multiprocessor Serial Data Reception www..com Figures 14.20 and 14.21 show a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCSCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to SCRDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 14.19 shows an example of SCI operation for multiprocessor format reception. Start bit Data (ID1) MPB Stop bit Start bit Data (Data1) Stop MPB bit 1 1 RXD 0 D0 D1 D7 1 1 0 D0 D1 D7 0 1 Idle state (mark state) MPIE RDRF SCRDR value MPIE = 0 ID1 RXI interrupt request (multiprocessor interrupt) generated SCRDR data read If not this station's ID, MPIE bit is set to 1 and RDRF flag again cleared to 0 in RXI interrupt processing routine RXI interrupt request is not generated, and SCRDR retains its state (a) Data does not match station's ID 1 Start bit 0 D0 Data (ID2) D1 D7 Stop MPB bit 1 1 Start bit 0 D0 Data (Data2) D1 D7 Stop MPB bit 0 1 RXD 1 Idle state (mark state) MPIE RDRF SCRDR value ID1 MPIE = 0 ID2 Data2 RXI interrupt request (multiprocessor interrupt) generated SCRDR data read and RDRF flag cleared to 0 in RXI interrupt processing routine MPIE bit is set to 1 Matches this station's ID, again so reception continues, and data is received in RXI interrupt processing routine (b) Data matches station's ID Figure 14.19 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit) Rev. 2.00 Sep. 10, 2008 Page 588 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Initialization Start reception [1] [1] SCI initialization: Set the RXD pin using the PFC. www..com [2] ID reception cycle: Set the MPIE bit in SCSCR to 1. SCI status check, ID reception and comparison: Read SCSSR and check that the RDRF flag is set to 1, then read the receive data in SCRDR and compare it with this station's ID. If the data is not this station's ID, set the MPIE bit to 1 again, and clear the RDRF flag to 0. If the data is this station's ID, clear the RDRF flag to 0. SCI status check and data reception: Read SCSSR and check that the RDRF flag is set to 1, then read the data in SCRDR. Receive error processing and break detection: If a receive error occurs, read the ORER and FER flags in SCSSR to identify the error. After performing the appropriate error processing, ensure that the ORER and FER flags are all cleared to 0. Reception cannot be resumed if either of these flags is set to 1. In the case of a framing error, a break can be detected by reading the RXD pin value. Set MPIE bit in SCSCR to 1 Read ORER and FER flags in SCSSR [2] [3] Yes FER = 1? or ORER = 1? No Read RDRF flag in SCSSR [3] [4] No RDRF = 1? [5] Yes Read receive data in SCRDR No This station's ID? Yes Read ORER and FER flags in SCSSR Yes FER = 1? or ORER = 1? No Read RDRF flag in SCSSR No RDRF = 1? [4] Yes Read receive data in SCRDR No All data received? [5] Error processing Yes Clear RE bit in SCSCR to 0 (Continued on next page) Figure 14.20 Sample Multiprocessor Serial Reception Flowchart (1) Rev. 2.00 Sep. 10, 2008 Page 589 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) [5] Error processing www..com No ORER = 1 Yes Overrun error processing No FER = 1 Yes Yes Break? No Framing error processing Clear RE bit in SCSCR to 0 Clear ORER and FER flags in SCSSR to 0 Figure 14.21 Sample Multiprocessor Serial Reception Flowchart (2) Rev. 2.00 Sep. 10, 2008 Page 590 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.5 SCI Interrupt Sources and DTC www..com The SCI has four interrupt sources: transmit end (TEI), receive error (ERI), receive-data-full (RXI), and transmit-data-empty (TXI) interrupt requests. Table 14.17 shows the interrupt sources. The interrupt sources are enabled or disabled by means of the TIE, RIE, and TEIE bits in SCSCR and the EIO bit in SCSPTR. A separate interrupt request is sent to the interrupt controller for each of these interrupt sources. When the TDRE flag in the serial status register (SCSSR) is set to 1, a TDR empty interrupt request is generated. This request can be used to activate the data transfer controller (DTC) to transfer data. The TDRE flag is automatically cleared to 0 when data is written to the transmit data register (SCTDR) through the DTC. When the RDRF flag in SCSSR is set to 1, an RDR full interrupt request is generated. This request can be used to activate the DTC to transfer data. The RDRF flag is automatically cleared to 0 when data is read from the receive data register (SCRDR) through the DTC. When the ORER, FER, or PER flag in SCSSR is set to 1, an ERI interrupt request is generated. This request cannot be used to activate the DTC. When processing the received data through the DTC and handling the receive error by an interrupt requested to the CPU, set the RIE bit to 1 and set the EIO bit in SCSPTR to 1 to issue an interrupt to the CPU only when a receive error is detected. If the EIO bit is cleared to 0, an interrupt is issued to the CPU even when correct data is received. When the TEND flag in SCSSR is set to 1, a TEI interrupt request is generated. This request cannot be used to activate the DTC. The TXI interrupt indicates that transmit data can be written, and the TEI interrupt indicates that transmission has been completed. Table 14.17 SCI Interrupt Sources Interrupt Source ERI RXI TXI TEI Description Interrupt caused by receive error (ORER, FER, or PER) Interrupt caused by receive data full (RDRF) Interrupt caused by transmit data empty (TDRE) Interrupt caused by transmit end (TENT) DTC Activation Not possible Possible Possible Not possible Rev. 2.00 Sep. 10, 2008 Page 591 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.6 Serial Port Register (SCSPTR) and SCI Pins www..com The relationship between SCSPTR and the SCI pins is shown in figures 14.22 and 14.23. Reset R Q D SCKIO C SPTRW Reset SCK R Q D SCKDT C SPTRW Clock output enable signal* Serial clock output signal* Serial clock input signal* Serial input enable signal* Bit 2 Internal data bus Bit 3 [Legend] SPTRW: Note: SCSPTR write * These signals control the SCK pin according to the settings of the C/A bit in SCSMR and bits CKE1 and CKE0 in SCSCR. Figure 14.22 SCKIO Bit, SCKDT Bit, and SCK Pin Rev. 2.00 Sep. 10, 2008 Page 592 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) Reset R Q D SPBIO C SPTRW Reset TXD R Q D SPBDT C SPTRW Bit 0 Bit 1 www..com Internal data bus Transmit enable signal Serial transmit data [Legend] SPTRW: SCSPTR write Figure 14.23 SPBIO Bit, SPBDT Bit, and TXD Pin Rev. 2.00 Sep. 10, 2008 Page 593 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.7 14.7.1 Usage Notes www..com SCTDR Writing and TDRE Flag The TDRE flag in the serial status register (SCSSR) is a status flag indicating transferring of transmit data from SCTDR into SCTSR. The SCI sets the TDRE flag to 1 when it transfers data from SCTDR to SCTSR. Data can be written to SCTDR regardless of the TDRE bit status. If new data is written in SCTDR when TDRE is 0, however, the old data stored in SCTDR will be lost because the data has not yet been transferred to SCTSR. Before writing transmit data to SCTDR, be sure to check that the TDRE flag is set to 1. 14.7.2 Multiple Receive Error Occurrence If multiple receive errors occur at the same time, the status flags in SCSSR are set as shown in table 14.18. When an overrun error occurs, data is not transferred from the receive shift register (SCRSR) to the receive data register (SCRDR) and the received data will be lost. Table 14.18 SCSSR Status Flag Values and Transfer of Received Data Receive Data Transfer from SCRSR to SCRDR Not transferred Transferred Transferred Not transferred Not transferred Transferred Not transferred SCSSR Status Flags Receive Errors Generated Overrun error Framing error Parity error Overrun error + framing error Overrun error + parity error Framing error + parity error Overrun error + framing error + parity error RDRF 1 0 0 1 1 0 1 ORER 1 0 0 1 1 0 1 FER 0 1 0 1 0 1 1 PER 0 0 1 0 1 1 1 Rev. 2.00 Sep. 10, 2008 Page 594 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.7.3 Break Detection and Processing www..com Break signals can be detected by reading the RXD pin directly when a framing error (FER) is detected. In the break state the input from the RXD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set. Note that, although transfer of receive data to SCRDR is halted in the break state, the SCI receiver continues to operate. 14.7.4 Sending a Break Signal The I/O condition and level of the TXD pin are determined by the SPB0IO and SPB0DT bits in the serial port register (SCSPTR). This feature can be used to send a break signal. Until TE bit is set to 1 (enabling transmission) after initializing, TXD pin does not work. During the period, mark status is performed by SPB0DT bit. Therefore, the SPB0IO and SPB0DT bits should be set to 1 (high level output). To send a break signal during serial transmission, clear the SPB0DT bit to 0 (low level), then clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, and 0 is output from the TXD pin. 14.7.5 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode) The SCI operates on a base clock with a frequency of 16 times the transfer rate in asynchronous mode. In reception, the SCI synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. The timing is shown in figure 14.24. Rev. 2.00 Sep. 10, 2008 Page 595 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 16 clocks 8 clocks www..com 0 1 2 3 4 5 6 7 8 9 10 1112 1314 15 0 1 2 3 4 5 6 7 8 9 10 1112 1314 15 0 1 2 3 4 5 Base clock -7.5 clocks +7.5 clocks Receive data (RXD) Synchronization sampling timing Data sampling timing Start bit D0 D1 Figure 14.24 Receive Data Sampling Timing in Asynchronous Mode The receive margin in asynchronous mode can therefore be expressed as shown in equation 1. Equation 1: M = (0.5 D - 0.5 1 ) - (L - 0.5) F (1+F) x 100 % 2N N Where: M: Receive margin (%) N: Ratio of bit rate to clock (N = 16) D: Clock duty (D = 0 to 1.0) L: Frame length (L = 9 to 12) F: Absolute deviation of clock frequency From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation 2. Equation 2: When D = 0.5 and F = 0: M = (0.5 - 1/(2 x 16)) x 100% = 46.875% This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%. Rev. 2.00 Sep. 10, 2008 Page 596 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) 14.7.6 Note on Using DTC www..com When the external clock source is used for the clock for synchronization, input the external clock after waiting for five or more cycles of the peripheral operating clock after SCTDR is modified through the DTC. If a transmit clock is input within four cycles after SCTDR is modified, a malfunction may occur (figure 14.25). SCK t TDRE TXD D0 D1 D2 D3 D4 D5 D6 D7 Note: When using the external clock, t must be set to larger than 4 cycles. Figure 14.25 Example of Clock Synchronous Transfer Using DTC When data is written to SCTDR by activating the DTC by a TXI interrupt, the TEND flag value becomes undefined. In this case, do not use the TEND flag as the transmit end flag. 14.7.7 Note on Using External Clock in Clock Synchronous Mode TE and RE must be set to 1 after waiting for four or more cycles of the peripheral operating clock after the SCK external clock is changed from 0 to 1. TE and RE must be set to 1 only while the SCK external clock is 1. 14.7.8 Module Standby Mode Setting SCI operation can be disabled or enabled using the standby control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes. Rev. 2.00 Sep. 10, 2008 Page 597 of 1130 REJ09B0402-0200 Section 14 Serial Communication Interface (SCI) www..com Rev. 2.00 Sep. 10, 2008 Page 598 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Section 15 Synchronous Serial Communication Unit (SSU) www..com This LSI has an independent synchronous serial communication unit (SSU) channel. The SSU has master mode in which this LSI outputs clocks as a master device for synchronous serial communication and slave mode in which clocks are input from an external device for synchronous serial communication. Synchronous serial communication can be performed with devices having different clock polarity and clock phase. 15.1 * * * * * * Features * * * * * Choice of SSU mode and clock synchronous mode Choice of master mode and slave mode Choice of standard mode and bidirectional mode Synchronous serial communication with devices with different clock polarity and clock phase Choice of 8/16/32-bit width of transmit/receive data Full-duplex communication capability The shift register is incorporated, enabling transmission and reception to be executed simultaneously. Consecutive serial communication Choice of LSB-first or MSB-first transfer Choice of a clock source P/4, P/8, P/16, P/32, P/64, P/128, P/256, or an external clock Five interrupt sources Transmit end, transmit data register empty, receive data full, overrun error, and conflict error. The data transfer controller (DTC) can be activated by a transmit data register empty request or a receive data full request to transfer data. Module standby mode can be set SCISSU0A_000120020900 Rev. 2.00 Sep. 10, 2008 Page 599 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Figure 15.1 shows a block diagram of the SSU. www..com Bus interface Module data bus Internal data bus SSCRH SSTDR 0 SSTDR 1 SSTDR 2 SSTDR 3 SSRDR 0 SSRDR 1 SSRDR 2 SSRDR 3 SSCRL SSCR2 SSMR SSER SSSR Control circuit SSOEI SSCEI SSRXI SSTXI SSTEI SSTRSR Clock Shiftout Selector Shiftin Clock selector P P/4 P/8 P/16 P/32 P/64 P/128 P/256 SSI [Legend] SSCRH: SSCRL: SSCR2: SSMR: SSER: SSSR: SSTDR0 to SSTDR3: SSRDR0 to SSRDR3: SSTRSR: SSO SCS SSCK (External clock) SS control register H SS control register L SS control register 2 SS mode register SS enable register SS status register SS transmit data registers 0 to 3 SS receive data registers 0 to 3 SS shift register Figure 15.1 Block Diagram of SSU Rev. 2.00 Sep. 10, 2008 Page 600 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.2 Input/Output Pins www..com Table 15.1 shows the SSU pin configuration. Table 15.1 Pin Configuration Symbol SSCK SSI SSO SCS I/O I/O I/O I/O I/O Function SSU clock input/output SSU data input/output SSU data input/output SSU chip select input/output Rev. 2.00 Sep. 10, 2008 Page 601 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.3 Register Descriptions www..com The SSU has the following registers. For details on the addresses of these registers and the states of these registers in each processing state, see section 25, List of Registers. Table 15.2 Register Configuration Register Name SS control register H SS control register L SS mode register SS enable register SS status register SS control register 2 SS transmit data register 0 SS transmit data register 1 SS transmit data register 2 SS transmit data register 3 SS receive data register 0 SS receive data register 1 SS receive data register 2 SS receive data register 3 Abbreviation SSCRH SSCRL SSMR SSER SSSR SSCR2 SSTDR0 SSTDR1 SSTDR2 SSTDR3 SSRDR0 SSRDR1 SSRDR2 SSRDR3 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R R R Initial value H'0D H'00 H'00 H'00 H'04 H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'00 Address H'FFFFCD00 H'FFFFCD01 H'FFFFCD02 H'FFFFCD03 H'FFFFCD04 H'FFFFCD05 H'FFFFCD06 H'FFFFCD07 H'FFFFCD08 H'FFFFCD09 H'FFFFCD0A H'FFFFCD0B H'FFFFCD0C H'FFFFCD0D Access Size 8, 16 8 8, 16 8 8, 16 8 8, 16 8 8, 16 8 8, 16 8 8, 16 8 Rev. 2.00 Sep. 10, 2008 Page 602 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.3.1 SS Control Register H (SSCRH) www..com SSCRH specifies master/slave device selection, bidirectional mode enable, SSO pin output value selection, SSCK pin selection, and SCS pin selection. Bit: 7 MSS 6 BIDE 5 - 4 SOL 3 SOLP 2 - 1 0 CSS[1:0] Initial value: 0 R/W: R/W 0 R/W 0 R 0 R/W 1 R/W 1 R 0 R/W 1 R/W Bit 7 Bit Name MSS Initial Value 0 R/W R/W Description Master/Slave Device Select Selects that this module is used in master mode or slave mode. When master mode is selected, transfer clocks are output from the SSCK pin. When the CE bit in SSSR is set, this bit is automatically cleared. 0: Slave mode is selected. 1: Master mode is selected. 6 BIDE 0 R/W Bidirectional Mode Enable Selects that both serial data input pin and output pin are used or one of them is used. However, transmission and reception are not performed simultaneously when bidirectional mode is selected. For details, section 15.4.3, Relationship between Data Input/Output Pins and Shift Register. 0: Standard mode (two pins are used for data input and output) 1: Bidirectional mode (one pin is used for data input and output) 5 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 603 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Bit 4 Bit Name SOL Initial Value 0 R/W R/W Description www..com Serial Data Output Value Select The serial data output retains its level of the last bit after completion of transmission. The output level before or after transmission can be specified by setting this bit. When specifying the output level, use the MOV instruction after clearing the SOLP bit to 0. Since writing to this bit during data transmission causes malfunctions, this bit should not be changed. 0: Serial data output is changed to low. 1: Serial data output is changed to high. 3 SOLP 1 R/W SOL Bit Write Protect When changing the output level of serial data, set the SOL bit to 1 or clear the SOL bit to 0 after clearing the SOLP bit to 0 using the MOV instruction. 0: Output level can be changed by the SOL bit 1: Output level cannot be changed by the SOL bit. This bit is always read as 1. 2 1 R Reserved This bit is always read as 1. The write value should always be 1. 1, 0 CSS[1:0] 01 R/W SCS Pin Select Select that the SCS pin functions as SCS input or output. 00: Setting prohibited 01: Function as SCS input 10: Function as SCS automatic input/output (function as SCS input before and after transfer and output a low level during transfer) 11: Function as SCS automatic output (outputs a high level before and after transfer and outputs a low level during transfer) Rev. 2.00 Sep. 10, 2008 Page 604 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.3.2 SS Control Register L (SSCRL) www..com SSCRL selects operating mode, software reset, and transmit/receive data length. Bit: 7 6 5 4 - 3 - 2 - 1 0 FCLRM SSUMS SRES DATS[1:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R 0 R 0 R 0 R/W 0 R/W Bit 7 Bit Name FCLRM Initial Value 0 R/W R/W Description Flag Clear Mode Selects whether the SSRXI and SSTXI interrupt flags are cleared on writing to SSTDR or reading from SSRDR or on completion of DTC transfer. When using the DTC, set this bit to 0. 0: Flags are cleared when DTC transfer is completed 1: Flags are cleared when the register is accessed 6 SSUMS 0 R/W Selects transfer mode from SSU mode and clock synchronous mode. 0: SSU mode 1: Clock synchronous mode 5 SRES 0 R/W Software Reset Setting this bit to 1 forcibly resets the SSU internal sequencer. After that, this bit is automatically cleared. The ORER, TEND, TDRE, RDRF, and CE bits in SSSR and the TE and RE bits in SSER are also initialized. Values of other bits for SSU registers are held. To stop transfer, set this bit to 1 to reset the SSU internal sequencer. 4 to 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 605 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Bit 1, 0 Bit Name Initial Value R/W R/W Description www..com DATS[1:0] 00 Transmit/Receive Data Length Select Select serial data length. 00: 8 bits 01: 16 bits 10: 32 bits 11: Setting prohibited 15.3.3 SS Mode Register (SSMR) SSMR selects the MSB first/LSB first, clock polarity, clock phase, and clock rate of synchronous serial communication. Bit: 7 MLS 6 CPOS 5 CPHS 4 - 3 - 2 1 CKS[2:0] 0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R/W Bit 7 Bit Name MLS Initial Value 0 R/W R/W Description MSB First/LSB First Select Selects that the serial data is transmitted in MSB first or LSB first. 0: LSB first 1: MSB first 6 CPOS 0 R/W Clock Polarity Select Selects the SSCK clock polarity. 0: High output in idle mode, and low output in active mode 1: Low output in idle mode, and high output in active mode 5 CPHS 0 R/W Clock Phase Select (Only for SSU Mode) Selects the SSCK clock phase. 0: Data changes at the first edge. 1: Data is latched at the first edge. Rev. 2.00 Sep. 10, 2008 Page 606 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Bit 4, 3 Bit Name Initial Value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. 2 to 0 CKS[2:0] 000 R/W Transfer Clock Rate Select Select the transfer clock rate (prescaler division rate) when an internal clock is selected. 000: Reserved 001: P/4 010: P/8 011: P/16 100: P/32 101: P/64 110: P/128 111: P/256 15.3.4 SS Enable Register (SSER) SSER performs transfer/receive control of synchronous serial communication and setting of interrupt enable. Bit: 7 TE 6 RE 5 - 4 - 3 TEIE 2 TIE 1 RIE 0 CEIE Initial value: 0 R/W: R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 6 5, 4 Bit Name TE RE Initial Value 0 0 All 0 R/W R/W R/W R Description Transmit Enable When this bit is set to 1, transmission is enabled. Receive Enable When this bit is set to 1, reception is enabled. Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 607 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Bit 3 Bit Name TEIE Initial Value 0 R/W R/W Description www..com Transmit End Interrupt Enable When this bit is set to 1, a SSTEI interrupt request is enabled. 2 TIE 0 R/W Transmit Interrupt Enable When this bit is set to 1, a SSTXI interrupt request is enabled. 1 RIE 0 R/W Receive Interrupt Enable When this bit is set to 1, an SSRXI interrupt request and an SSOEI interrupt request are enabled. 0 CEIE 0 R/W Conflict Error Interrupt Enable When this bit is set to 1, a SSCEI interrupt request is enabled. Rev. 2.00 Sep. 10, 2008 Page 608 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.3.5 SS Status Register (SSSR) www..com SSSR is a status flag register for interrupts. Bit: 7 - 6 ORER 5 - 4 - 3 TEND 2 TDRE 1 RDRF 0 CE Initial value: R/W: 0 R 0 R/W 0 R 0 R 0 R/W 1 R/W 0 R/W 0 R/W Bit 7 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 6 ORER 0 R/W Overrun Error If the next data is received while RDRF = 1, an overrun error occurs, indicating abnormal termination. SSRDR stores 1-frame receive data before an overrun error occurs and loses data to be received later. While ORER = 1, consecutive serial reception cannot be continued. Serial transmission cannot be continued, either. [Setting condition] * When one byte of the next reception is completed with RDRF = 1 When writing 0 after reading ORER = 1 [Clearing condition] * 5, 4 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 609 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Bit 3 Bit Name TEND Initial Value 0 R/W R/W Description Transmit End [Setting conditions] * www..com When the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is cleared to 0 and the TDRE bit is set to 1 After the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is set to 1 and the TDRE bit is set to 1 When writing 0 after reading TEND = 1 When writing data to SSTDR * [Clearing conditions] * * 2 TDRE 1 R/W Transmit Data Empty Indicates whether or not SSTDR contains transmit data. [Setting conditions] * * When the TE bit in SSER is 0 When data is transferred from SSTDR to SSTRSR and SSTDR is ready to be written to. When writing 0 after reading TDRE = 1 When writing data to SSTDR with TE = 1 When the DTC is activated by an SSTXI interrupt and transmit data is written to SSTDR while the DISEL bit in MRB of the DTC is 0 [Clearing conditions] * * * Rev. 2.00 Sep. 10, 2008 Page 610 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Bit 1 Bit Name RDRF Initial Value 0 R/W R/W Description www..com Receive Data Register Full Indicates whether or not SSRDR contains receive data. [Setting condition] * When receive data is transferred from SSTRSR to SSRDR after successful serial data reception When writing 0 after reading RDRF = 1 When reading receive data from SSRDR When the DTC is activated by an SSRXI interrupt and receive data is read into SSRDR while the DISEL bit in MRB of the DTC is 0 [Clearing conditions] * * * 0 CE 0 R/W Conflict/Incomplete Error Indicates that a conflict error has occurred when 0 is externally input to the SCS pin with SSUMS = 0 (SSU mode) and MSS = 1 (master mode). If the SCS pin level changes to 1 with SSUMS = 0 (SSU mode) and MSS = 0 (slave mode), an incomplete error occurs because it is determined that a master device has terminated the transfer. Data reception does not continue while the CE bit is set to 1. Serial transmission also does not continue. Reset the SSU internal sequencer by setting the SRES bit in SSCRL to 1 before resuming transfer after incomplete error. [Setting conditions] * * When a low level is input to the SCS pin in master mode (the MSS bit in SSCRH is set to 1) When the SCS pin is changed to 1 during transfer in slave mode (the MSS bit in SSCRH is cleared to 0) When writing 0 after reading CE = 1 [Clearing condition] * Rev. 2.00 Sep. 10, 2008 Page 611 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.3.6 SS Control Register 2 (SSCR2) www..com SSCR2 is a register that selects the assert timing of the SCS pin, data output timing of the SSO pin, and set timing of the TEND bit. Bit: 7 - 6 - 5 - 4 3 2 1 - 0 - TENDSTS SCSATS SSODTS Initial value: R/W: 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R Bit 7 to 5 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 4 TENDSTS 0 R/W Selects the timing of setting the TEND bit (valid in SSU and master mode). 0: Sets the TEND bit when the last bit is being transmitted 1: Sets the TEND bit after the last bit is transmitted 3 SCSATS 0 R/W Selects the assertion timing of the SCS pin (valid in SSU and master mode). 0: Min. values of tLEAD and tLAG are 1/2 x tSUcyc 1: Min. values of tLEAD and tLAG are 3/2 x tSUcyc 2 SSODTS 0 R/W Selects the data output timing of the SSO pin (valid in SSU and master mode) 0: While BIDE = 0, MSS = 1, and TE = 1 or while BIDE = 1, TE = 1, and RE = 0, the SSO pin outputs data 1: While BIDE = 0, MSS = 1, and TE = 1 or while BIDE = 1, TE = 1, and RE = 0, the SSO pin outputs data while the SCS pin is driven low 1, 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 612 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.3.7 SS Transmit Data Registers 0 to 3 (SSTDR0 to SSTDR3) www..com SSTDR is an 8-bit register that stores transmit data. When 8-bit data length is selected by bits DATS1 and DATS0 in SSCRL, SSTDR0 is valid. When 16-bit data length is selected, SSTDR0 and SSTDR1 are valid. When 32-bit data length is selected, SSTDR0 to SSTDR3 are valid. Do not access SSTDR that is not valid. When the SSU detects that SSTRSR is empty, it transfers the transmit data written in SSTDR to SSTRSR and starts serial transmission. If the next transmit data has already been written to SSTDR during serial transmission, the SSU performs consecutive serial transmission. Although SSTDR can always be read from or written to by the CPU and DTC, to achieve reliable serial transmission, write transmit data to SSTDR after confirming that the TDRE bit in SSSR is set to 1. Bit: 7 6 5 4 3 2 1 0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 to 0 Bit Name Initial Value All 0 R/W R/W Description Serial transmit data Table 15.3 Setting of DATS Bits in SSCRL and Corresponding SSTDR DATS[1:0] Setting 00 SSTDR0 SSTDR1 SSTDR2 SSTDR3 Valid Invalid Invalid Invalid 01 Valid Valid Invalid Invalid 10 Valid Valid Valid Valid 11 (Invalid setting) Invalid Invalid Invalid Invalid Rev. 2.00 Sep. 10, 2008 Page 613 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.3.8 SS Receive Data Registers 0 to 3 (SSRDR0 to SSRDR3) www..com SSRDR is an 8-bit register that stores receive data. When 8-bit data length is selected by bits DATS1 and DATS0 in SSCRL, SSRDR0 is valid. When 16-bit data length is selected, SSRDR0 and SSRDR1 are valid. When 32-bit data length is selected, SSRDR0 to SSRDR3 are valid. Do not access SSRDR that is not valid. When the SSU has received 1-byte data, it transfers the received serial data from SSTRSR to SSRDR where it is stored. After this, SSTRSR is ready for reception. Since SSTRSR and SSRDR function as a double buffer in this way, consecutive receive operations can be performed. Read SSRDR after confirming that the RDRF bit in SSSR is set to 1. SSRDR is a read-only register, therefore, cannot be written to by the CPU. Bit: 7 6 5 4 3 2 1 0 Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Bit 7 to 0 Bit Name Initial Value All 0 R/W R Description Serial receive data Table 15.4 Setting of DATS Bit in SSCRL and Corresponding SSRDR DATS[1:0] Setting 00 SSRDR0 SSRDR1 SSRDR2 SSRDR3 Valid Invalid Invalid Invalid 01 Valid Valid Invalid Invalid 10 Valid Valid Valid Valid 11 (Invalid setting) Invalid Invalid Invalid Invalid Rev. 2.00 Sep. 10, 2008 Page 614 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.3.9 SS Shift Register (SSTRSR) www..com SSTRSR is a shift register that transmits and receives serial data. When data is transferred from SSTDR to SSTRSR, bit 0 of transmit data is bit 0 in the SSTDR contents (MLS = 0: LSB first communication) and is bit 7 in the SSTDR contents (MLS = 1: MSB first communication). The SSU transfers data from the LSB (bit 0) in SSTRSR to the SSO pin to perform serial data transmission. In reception, the SSU sets serial data that has been input via the SSI pin in SSTRSR from the LSB (bit 0). When 1-byte data has been received, the SSTRSR contents are automatically transferred to SSRDR. SSTRSR cannot be directly accessed by the CPU. Bit: 7 6 5 4 3 2 1 0 Initial value: R/W: - - - - - - - - Rev. 2.00 Sep. 10, 2008 Page 615 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.4 15.4.1 Operation www..com Transfer Clock A transfer clock can be selected from seven internal clocks and an external clock. Before using this module, enable the SSCK pin function in the PFC. When the MSS bit in SSCRH is 1, an internal clock is selected and the SSCK pin is used as an output pin. When transfer is started, the clock with the transfer rate set by bits CKS2 to CKS0 in SSMR is output from the SSCK pin. When MSS = 0, an external clock is selected and the SSCK pin is used as an input pin. 15.4.2 Relationship of Clock Phase, Polarity, and Data The relationship of clock phase, polarity, and transfer data depends on the combination of the CPOS and CPHS bits in SSMR when the value of the SSUMS bit in SSCRL is 0. Figure 15.2 shows the relationship. When SSUMS = 1, the CPHS setting is invalid although the CPOS setting is valid. Setting the MLS bit in SSMR selects that MSB or LSB first communication. When MLS = 0, data is transferred from the LSB to the MSB. When MLS = 1, data is transferred from the MSB to the LSB. (1) When CPHS = 0 SCS SSCK (CPOS = 0) SSCK (CPOS = 1) SSI, SSO (2) When CPHS = 1 SCS Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 SSCK (CPOS = 0) SSCK (CPOS = 1) SSI, SSO Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Figure 15.2 Relationship of Clock Phase, Polarity, and Data Rev. 2.00 Sep. 10, 2008 Page 616 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.4.3 Relationship between Data Input/Output Pins and Shift Register www..com The connection between data input/output pins and the SS shift register (SSTRSR) depends on the combination of the MSS and BIDE bits in SSCRH and the SSUMS bit in SSCRL. Figure 15.3 shows the relationship. The SSU transmits serial data from the SSO pin and receives serial data from the SSI pin when operating with BIDE = 0 and MSS = 1 (standard, master mode) (see figure 15.3 (1)). The SSU transmits serial data from the SSI pin and receives serial data from the SSO pin when operating with BIDE = 0 and MSS = 0 (standard, slave mode) (see figure 15.3 (2)). The SSU transmits and receives serial data from the SSO pin regardless of master or slave mode when operating with BIDE = 1 (bidirectional mode) (see figures 15.3 (3) and (4)). However, even if both the TE and RE bits are set to 1, transmission and reception are not performed simultaneously. Either the TE or RE bit must be selected. The SSU transmits serial data from the SSO pin and receives serial data from the SSI pin when operating with SSUMS = 1. The SSCK pin outputs the internal clock when MSS = 1 and function as an input pin when MSS = 0 (see figures 15.3 (5) and (6)). Rev. 2.00 Sep. 10, 2008 Page 617 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) (1) When SSUMS = 0, BIDE = 0 (standard mode), MSS = 1, TE = 1, and RE = 1 SSCK Shift register (SSTRSR) SSO SSI (3) When SSUMS = 0, BIDE = 1 (bidirectional mode), MSS = 1, and either TE or RE = 1 SSCK Shift register (SSTRSR) SSO SSI (5) When SSUMS = 1 and MSS = 1 SSCK Shift register (SSTRSR) SSO SSI (2) When SSUMS = 0, BIDE = 0 (standard mode), MSS = 0, TE = 1, and RE = 1 www..com SSCK Shift register (SSTRSR) SSO SSI (4) When SSUMS = 0, BIDE = 1 (bidirectional mode), MSS = 0, and either TE or RE = 1 SSCK Shift register (SSTRSR) SSO SSI (6) When SSUMS = 1 and MSS = 0 SSCK Shift register (SSTRSR) SSO SSI Figure 15.3 Relationship between Data Input/Output Pins and the Shift Register Rev. 2.00 Sep. 10, 2008 Page 618 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.4.4 Communication Modes and Pin Functions www..com The SSU switches the input/output pin (SSI, SSO, SSCK, and SCS) functions according to the communication modes and register settings. The input/output directions of the pins should be selected in the port I/O registers. The relationship of communication modes and input/output pin functions are shown in tables 15.5 to 15.7. Table 15.5 Communication Modes and Pin States of SSI and SSO Pins Communication Mode SSU communication mode Register Setting SSUMS 0 BIDE 0 MSS 0 TE 0 1 RE 1 0 1 1 0 1 1 0 1 SSU (bidirectional) 0 communication mode 1 0 0 1 1 0 1 Clock synchronous 1 communication mode 0 0 0 1 1 0 1 0 1 0 1 1 0 1 [Legend] : Not used as SSU pin 1 0 1 SSI Output Output Input Input Input Input Input Input Pin State SSO Input Input Output Output Input Output Input Output Output Output Output Output Rev. 2.00 Sep. 10, 2008 Page 619 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Table 15.6 Communication Modes and Pin States of SSCK Pin Register Setting Communication Mode SSU communication mode SSUMS 0 MSS 0 1 Clock synchronous communication mode [Legend] : Not used as SSU pin 1 0 1 www..com Pin State SSCK Input Output Input Output Table 15.7 Communication Modes and Pin States of SCS Pin Communication Mode SSU communication mode Register Setting SSUMS 0 MSS 0 1 CSS1 x 0 0 1 1 Clock synchronous 1 communication mode [Legend] x: Don't care : Not used as SSU pin x x CSS0 x 0 1 0 1 x Pin State SCS Input Input Automatic input/output Output Rev. 2.00 Sep. 10, 2008 Page 620 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.4.5 SSU Mode www..com In SSU mode, data communications are performed via four lines: clock line (SSCK), data input line (SSI or SSO), data output line (SSI or SSO), and chip select line (SCS). In addition, the SSU supports bidirectional mode in which a single pin functions as data input and data output lines. (1) Initial Settings in SSU Mode Figure 15.4 shows an example of the initial settings in SSU mode. Before data transfer, clear both the TE and RE bits in SSER to 0 to set the initial values. Note: Before changing operating modes and communications formats, clear both the TE and RE bits to 0. Although clearing the TE bit to 0 sets the TDRE bit to 1, clearing the RE bit to 0 does not change the values of the RDRF and ORER bits and SSRDR. Those bits retain the previous values. Rev. 2.00 Sep. 10, 2008 Page 621 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Start setting initial values www..com Clear TE and RE bits in SSER to 0 [1] Make appropriate settings in the PFC for the external pins to be used. [2] Specify master/slave mode selection, bidirectional mode enable, SSO pin output value selection, SSCK pin selection, and SCS pin selection. [3] Selects SSU mode and specify transmit/receive data length. [1] Set PFC for external pins to be used (SSCK, SSI, SSO, and SCS) [2] Specify MSS, BIDE, SOL, CSS1, and CSS0 bits in SSCRH [4] Specify MSB first/LSB first selection, clock polarity selection, clock phase selection, and transfer clock rate selection. [5] Specify timing of TEND bit setting, SCS pin assertion, and data output on the SSO pin. [6] Enables/disables interrupt requests to the CPU. [3] Clear SSUMS in SSCRH to 0 and specify bits DATS1 and DATS0 [4] Specify bits MLS, CPOS, CPHS, CKS2, CKS1, and CKS0 in SSMR [5] Specify bits TENDSTS, SCSATS, and SSODTS in SSCR2 [6] Specify bits TE, RE, TEIE, TIE, RIE, and CEIE in SSER simultaneously End Figure 15.4 Example of Initial Settings in SSU Mode Rev. 2.00 Sep. 10, 2008 Page 622 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) (2) Data Transmission www..com Figure 15.5 shows an example of transmission operation, and figure 15.6 shows a flowchart example of data transmission. When transmitting data, the SSU operates as shown below. In master mode, the SSU outputs a transfer clock and data. In slave mode, when a low level signal is input to the SCS pin and a transfer clock is input to the SSCK pin, the SSU outputs data in synchronization with the transfer clock. Writing transmit data to SSTDR after the TE bit is set to 1 clears the TDRE bit in SSSR to 0, and the SSTDR contents are transferred to SSTRSR. After that, the SSU sets the TDRE bit to 1 and starts transmission. At this time, if the TIE bit in SSER is set to 1, a TXI interrupt is generated. When 1-frame data has been transferred with TDRE = 0, the SSTDR contents are transferred to SSTRSR to start the next frame transmission. When the 8th bit of transmit data has been transferred with TDRE = 1, the TEND bit in SSSR is set to 1 and the state is retained. At this time, if the TEIE bit is set to 1, a TEI interrupt is generated. After transmission, the output level of the SSCK pin is fixed high when CPOS = 0 and low when CPOS = 1. While the ORER bit in SSSR is set to 1, transmission is not performed. Check that the ORER bit is cleared to 0 before transmission. Rev. 2.00 Sep. 10, 2008 Page 623 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) (1) When 8-bit data length is selected (SSTDR0 is valid) with CPOS = 0 and CPHS = 0 SCS SSCK SSO Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1 frame 1 frame www..com SSTDR0 (LSB first transmission) SSTDR0 (MSB first transmission) TDRE TEND LSI operation generated User operation Data written to SSTDR0 TXI interrupt TEI interrupt generated TXI interrupt generated Data written to SSTDR0 TEI interrupt generated (2) When 16-bit data length is selected (SSTDR0 and SSTDR1 are valid) with CPOS = 0 and CPHS = 0 SCS SSCK SSO (LSB first) SSO (MSB first) TDRE TEND Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 1 frame SSTDR1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 SSTDR0 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SSTDR0 SSTDR1 LSI operation TXI interrupt generated User operation Data written to SSTDR0 and SSTDR1 TEI interrupt generated (3) When 32-bit data length is selected (SSTDR0 to SSTDR3 are valid) with CPOS = 0 and CPHS = 0 SCS SSCK 1 frame SSO (LSB first) SSO (MSB first) TDRE TEND Bit 0 to Bit 7 Bit 0 to Bit 7 Bit 0 to Bit 7 Bit 0 to Bit 7 SSTDR 3 SSTDR2 SSTDR1 SSTDR0 Bit 7 to Bit 0 Bit 7 to Bit 0 Bit 7 to Bit 0 Bit 7 to Bit 0 SSTDR0 SSTDR1 SSTDR2 SSTDR3 LSI operation TXI interrupt generated User operation Data written to SSTDR0 to SSTDR3 TEI interrupt generated Figure 15.5 Example of Transmission Operation (SSU Mode) Rev. 2.00 Sep. 10, 2008 Page 624 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Start [1] [2] Initial setting Read TDRE in SSSR No [1] Initial setting: Specify the transmit data format. www..com [2] Check that the SSU state and write transmit data: Write transmit data to SSTDR after reading and confirming that the TDRE bit is 1. The TDRE bit is automatically cleared to 0 and transmission is started by writing data to SSTDR. [3] Procedure for consecutive data transmission: To continue data transmission, confirm that the TDRE bit is 1 meaning that SSTDR is ready to be written to. After that, data can be written to SSTDR. The TDRE bit is automatically cleared to 0 by writing data to SSTDR. [4] Procedure for data transmission end: To end data transmission, confirm that the TEND bit is cleared to 0. After completion of transmitting the last bit, clear the TE bit to 0. Yes TDRE = 1? Yes Write transmit data to SSTDR TDRE automatically cleared Data transferred from SSTDR to SSTRSR Set TDRE to 1 to start transmission [3] Consecutive data transmission? No Read TEND in SSSR TEND = 1? No Yes Clear TEND to 0 Confirm that TEND is cleared to 0 [4] One bit time quantum elapsed? Yes No Clear TE in SSER to 0 End transmission Note: Hatching boxes represent SSU internal operations. Figure 15.6 Flowchart Example of Data Transmission (SSU Mode) Rev. 2.00 Sep. 10, 2008 Page 625 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) (3) Data Reception www..com Figure 15.7 shows an example of reception operation, and figure 15.8 shows a flowchart example of data reception. When receiving data, the SSU operates as shown below. After setting the RE bit to 1 and dummy-reading SSRDR, the SSU starts data reception. In master mode, the SSU outputs a transfer clock and receives data. In slave mode, when a low level signal is input to the SCS pin and a transfer clock is input to the SSCK pin, the SSU receives data in synchronization with the transfer clock. When 1-frame data has been received, the RDRF bit in SSSR is set to 1 and the receive data is stored in SSRDR. At this time, if the RIE bit in SSER is set to 1, an RXI interrupt is generated. The RDRF bit is automatically cleared to 0 by reading SSRDR. When the RDRF bit has been set to 1 at the 8th rising edge of the transfer clock, the ORER bit in SSSR is set to 1. This indicates that an overrun error (OEI) has occurred. At this time, data reception is stopped. While the ORER bit in SSSR is set to 1, reception is not performed. To resume the reception, clear the ORER bit to 0. Rev. 2.00 Sep. 10, 2008 Page 626 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) (1) When 8-bit data length is selected (SSRDR0 is valid) with CPOS = 0 and CPHS = 0 SCS 1 frame www..com 1 frame SSCK SSI Bit Bit Bit Bit Bit Bit Bit Bit 0 1 2 3 4 5 6 7 SSRDR0 (LSB first transmission) Bit Bit Bit Bit Bit Bit Bit Bit 7 6 5 4 3 2 1 0 SSRDR0 (MSB first transmission) RDRF LSI operation User operation Dummy-read SSRDR0 RXI interrupt generated RXI interrupt generated Read SSRDR0 (2) When 16-bit data length is selected (SSRDR0 and SSRDR1 are valid) with CPOS = 0 and CPHS = 0 SCS 1 frame SSCK SSI (LSB first) SSI (MSB first) Bit Bit Bit Bit Bit Bit Bit Bit 0 1 2 3 4 5 6 7 SSRDR1 Bit Bit Bit Bit Bit Bit Bit Bit 0 1 2 3 4 5 6 7 SSRDR0 Bit Bit Bit Bit Bit Bit Bit Bit 7 6 5 4 3 2 1 0 SSRDR0 Bit Bit Bit Bit Bit Bit Bit Bit 7 6 5 4 3 2 1 0 SSRDR1 RDRF LSI operation User operation Dummy-readSSRDR0 RXI interrupt generated (3) When 32-bit data length is selected (SSRDR0 to SSRDR3 are valid) with CPOS = 0 and CPHS = 0 SCS 1 frame SSCK SSI (LSB first) SSI (MSB first) Bit 0 to Bit Bit 7 0 to Bit Bit 7 0 to Bit 7 Bit 0 to Bit 7 SSRDR3 SSRDR2 SSRDR1 SSRDR0 Bit 7 to Bit Bit 0 7 to Bit 0 Bit 7 to Bit Bit 0 7 to Bit 0 SSRDR0 SSRDR1 SSRDR2 SSRDR3 RDRF LSI operation User operation Dummy-readSSRDR0 RXI interrupt generated Figure 15.7 Example of Reception Operation (SSU Mode) Rev. 2.00 Sep. 10, 2008 Page 627 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Start [1] [2] Initial setting [1] Initial setting: Specify the receive data format. www..com Start reception: When SSRDR is dummy-read with RE = 1, reception is started. [2] Dummy-read SSRDR Read SSSR No RDRF = 1? Yes ORER = 1? No [4] Consecutive data reception? Yes Read received data in SSRDR RDRF automatically cleared No Yes [3] [3], [6] Receive error processing: When a receive error occurs, execute the designated error processing after reading the ORER bit in SSSR. After that, clear the ORER bit to 0. While the ORER bit is set to 1, transmission or reception is not resumed. [4] To continue single reception: When continuing single reception, wait for time of tSUcyc while the RDRF flag is set to 1 and then read receive data in SSRDR. The next single reception starts after reading receive data in SSRDR. To complete reception: To complete reception, read receive data after clearing the RE bit to 0. When reading SSRDR without clearing the RE bit, reception is resumed. [5] [5] RE = 0 Read receive data in SSRDR End reception [6] Overrun error processing Clear ORER in SSSR End reception Note: Hatching boxes represent SSU internal operations. Figure 15.8 Flowchart Example of Data Reception (SSU Mode) (4) Data Transmission/Reception Figure 15.9 shows a flowchart example of simultaneous transmission/reception. The data transmission/reception is performed combining the data transmission and data reception as mentioned above. The data transmission/reception is started by writing transmit data to SSTDR with TE = RE = 1. Rev. 2.00 Sep. 10, 2008 Page 628 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Before switching transmission mode (TE = 1) or reception mode (RE = 1) to transmission/reception mode (TE = RE = 1), clear the TE and RE bits to 0. When starting the www..com transfer, confirm that the TEND, RDRF, and ORER bits are cleared to 0 before setting the TE or RE bit to 1. Start [1] [2] Initial setting Read TDRE in SSSR. TDRE = 1? Yes Write transmit data to SSTDR TDRE automatically cleared Data transferred from SSTDR to SSTRSR TDRE set to 1 to start transmission Read SSSR [3] No RDRF = 1? Yes ORER = 1? No Read receive data in SSRDR RDRF automatically cleared Consecutive data transmission/reception? No Read the TEND bit in SSSR TEND = 1? Yes Clear TEND in SSSR to 0 One bit time quantum elapsed? Yes Clear TE and RE in SSER to 0 No No Yes [5] Yes [4] No [1] Initial setting: Specify the transmit/receive data format. [2] Check the SSU state and write transmit data: Write transmit data to SSTDR after reading and confirming that the TDRE bit in SSSR is 1. The TDRE bit is automatically cleared to 0 and transmission/ reception is started by writing data to SSTDR. [3] Check the SSU state: Read SSSR confirming that the RDRF bit is 1. A change of the RDRF bit (from 0 to 1) can be notified by RXI interrupt. [4] Receive error processing: When a receive error occurs, execute the designated error processing after reading the ORER bit in SSSR. After that, clear the ORER bit to 0. While the ORER bit is set to 1, transmission or reception is not resumed. [5] Procedure for consecutive data transmission/reception: To continue serial data transmission/reception, confirm that the TDRE bit is 1 meaning that SSTDR is ready to be written to. After that, data can be written to SSTDR. The TDRE bit is automatically cleared to 0 by writing data to SSTDR. Error processing End transmission/reception Note: Hatching boxes represent SSU internal operations. Figure 15.9 Flowchart Example of Simultaneous Transmission/Reception (SSU Mode) Rev. 2.00 Sep. 10, 2008 Page 629 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.4.6 SCS Pin Control and Conflict Error www..com When bits CSS1 and CSS0 in SSCRH are set to B'10 and the SSUMS bit in SSCRL is cleared to 0, the SCS pin becomes an input pin (Hi-Z) before the serial transfer is started and after the serial transfer is complete. Because of this, the SSU performs conflict error detection during these periods. If a low level signal is input to the SCS pin during these periods, it is detected as a conflict error. At this time, the CE bit in SSSR is set to 1 and the MSS bit is cleared to 0. Note: While the CE bit is set to 1, transmission or reception is not resumed. Clear the CE bit to 0 before resuming the transmission or reception. External input to SCS Internally-clocked SCS MSS Internal signal for transfer enable CE (Hi-Z) Data written to SSTDR SCS output Conflict error detection period Worst time for internal clocking of SCS Figure 15.10 Conflict Error Detection Timing (Before Transfer) Rev. 2.00 Sep. 10, 2008 Page 630 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) P www..com SCS (Hi-Z) MSS Internal signal for transfer enable CE Transfer end Conflict error detection period Figure 15.11 Conflict Error Detection Timing (After Transfer End) Rev. 2.00 Sep. 10, 2008 Page 631 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.4.7 Clock Synchronous Communication Mode www..com In clock synchronous communication mode, data communications are performed via three lines: clock line (SSCK), data input line (SSI), and data output line (SSO). (1) Initial Settings in Clock Synchronous Communication Mode Figure 15.12 shows an example of the initial settings in clock synchronous communication mode. Before data transfer, clear both the TE and RE bits in SSER to 0 to set the initial values. Note: Before changing operating modes and communications formats, clear both the TE and RE bits to 0. Although clearing the TE bit to 0 sets the TDRE bit to 1, clearing the RE bit to 0 does not change the values of the RDRF and ORER bits and SSRDR. Those bits retain the previous values. Start setting initial values Clear TE and RE bits in SSER to 0 [1] Make appropriate settings in the PFC for the external pins to be used. [2] Specify master/slave mode selection and SSCK pin selection. [3] Selects clock synchronous communication mode and specify transmit/receive data length. [4] Specify clock polarity selection and transfer clock rate selection. [5] Specify timing of TEND bit setting, SCS pin assertion, and data output on the SSO pin. [6] Enables/disables interrupt requests to the CPU. [1] Set PFC for external pins to be used (SSCK, SSI, SSO, and SCS) [2] Specify MSS in SSCRH [3] Set SSUMS in SSCRL to 1 and specify bits DATS1 and DATS0 [4] Specify CPOS, CKS2, CKS1, and CKS0 bits in SSMR [5] Specify bits TENDSTS, SCSATS, and SSODTS in SSCR2 [6] Specify bits TE, RE, TEIE, TIE, RIE, and CEIE in SSER simultaneously End Figure 15.12 Example of Initial Settings in Clock Synchronous Communication Mode Rev. 2.00 Sep. 10, 2008 Page 632 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) (2) Data Transmission www..com Figure 15.13 shows an example of transmission operation, and figure 15.14 shows a flowchart example of data transmission. When transmitting data in clock synchronous communication mode, the SSU operates as shown below. In master mode, the SSU outputs a transfer clock and data. In slave mode, when a transfer clock is input to the SSCK pin, the SSU outputs data in synchronization with the transfer clock. Writing transmit data to SSTDR after the TE bit is set to 1 clears the TDRE bit in SSSR to 0, and the SSTDR contents are transferred to SSTRSR. After that, the SSU sets the TDRE bit to 1 and starts transmission. At this time, if the TIE bit in SSER is set to 1, a TXI interrupt is generated. When 1-frame data has been transferred with TDRE = 0, the SSTDR contents are transferred to SSTRSR to start the next frame transmission. When the 8th bit of transmit data has been transferred with TDRE = 1, the TEND bit in SSSR is set to 1 and the state is retained. At this time, if the TEIE bit is set to 1, a TEI interrupt is generated. While the ORER bit in SSSR is set to 1, transmission is not performed. Check that the ORER bit is cleared to 0 before transmission. SSCK SSO Bit 0 Bit 1 1 frame Bit 7 Bit 0 Bit 1 1 frame Bit 7 TDRE TEND LSI operation User operation TXI interrupt generated Data written to SSTDR Data written to SSTDR TXI interrupt generated TEI interrupt generated Figure 15.13 Example of Transmission Operation (Clock Synchronous Communication Mode) Rev. 2.00 Sep. 10, 2008 Page 633 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Start [1] [2] Initial setting Read TDRE in SSSR TDRE = 1? Yes Write transmit data to SSTDR TDRE automatically cleared Data transferred from SSTDR to SSTRSR [1] Initial setting: Specify the transmit data format. www..com [2] Check that the SSU state and write transmit data: Write transmit data to SSTDR after reading and confirming that the TDRE bit is 1. The TDRE bit is automatically cleared to 0 and transmission is started by writing data to SSTDR. No [3] Procedure for consecutive data transmission: To continue data transmission, confirm that the TDRE bit is 1 meaning that SSTDR is ready to be written to. After that, data can be written to SSTDR. The TDRE bit is automatically cleared to 0 by writing data to SSTDR. [4] Procedure for data transmission end: To end data transmission, confirm that the TEND bit is cleared to 0. After completion of transmitting the last bit, clear the TE bit to 0. Yes Set TDRE to 1 to start transmission [3] Consecutive data transmission? No Read TEND in SSSR TEND = 1? Yes Clear TEND to 0 Confirm that TEND is cleared to 0 [4] One-bit intreval elapsed? Yes Clear TE in SSER to 0 End transmission Note: Hatched boxes represent SSU internal operations. No No Figure 15.14 Flowchart Example of Transmission Operation (Clock Synchronous Communication Mode) Rev. 2.00 Sep. 10, 2008 Page 634 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) (3) Data Reception www..com Figure 15.15 shows an example of reception operation, and figure 15.16 shows a flowchart example of data reception. When receiving data, the SSU operates as shown below. After setting the RE bit in SSER to 1, the SSU starts data reception. In master mode, the SSU outputs a transfer clock and receives data. In slave mode, when a transfer clock is input to the SSCK pin, the SSU receives data in synchronization with the transfer clock. When 1-frame data has been received, the RDRF bit in SSSR is set to 1 and the receive data is stored in SSRDR. At this time, if the RIE bit is set to 1, an RXI interrupt is generated. The RDRF bit is automatically cleared to 0 by reading SSRDR. When the RDRF bit has been set to 1 at the 8th rising edge of the transfer clock, the ORER bit in SSSR is set to 1. This indicates that an overrun error (OEI) has occurred. At this time, data reception is stopped. While the ORER bit in SSSR is set to 1, reception is not performed. To resume the reception, clear the ORER bit to 0. SSCK SSO Bit 0 1 frame Bit 7 Bit 0 1 frame Bit 7 Bit 0 Bit 7 RDRF LSI operation User operation Dummy-read SSRDR RXI interrupt generated RXI interrupt generated Read data from SSRDR RXI interrupt generated Read data from SSRDR Figure 15.15 Example of Reception Operation (Clock Synchronous Communication Mode) Rev. 2.00 Sep. 10, 2008 Page 635 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Start [1] [2] Initial setting [1] Initial setting: Specify the receive data format. www..com [2] Start reception: When setting the RE bit to 1, reception is started. Read SSSR No RDRF = 1? Yes ORER = 1? No Consecutive data reception? [3], [5] Receive error processing: When a receive error occurs, execute the designated error processing after reading the ORER bit in SSSR. After that, clear the ORER bit to 0. While the ORER bit is set to 1, transmission or reception is not resumed. Yes [3] [4] No To complete reception: To complete reception, read receive data after clearing the RE bit to 0. When reading SSRDR without clearing the RE bit, reception is resumed. Yes Read received data in SSRDR RDRF automatically cleared [4] RE = 0 Read receive data in SSRDR End reception [5] Overrun error processing Clear ORER in SSSR End reception Note: Hatching boxes represent SSU internal operations. Figure 15.16 Flowchart Example of Data Reception (Clock Synchronous Communication Mode) (4) Data Transmission/Reception Figure 15.17 shows a flowchart example of simultaneous transmission/reception. The data transmission/reception is performed combining the data transmission and data reception as mentioned above. The data transmission/reception is started by writing transmit data to SSTDR with TE = RE = 1. Rev. 2.00 Sep. 10, 2008 Page 636 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) Before switching transmission mode (TE = 1) or reception mode (RE = 1) to transmission/reception mode (TE = RE = 1), clear the TE and RE bits to 0. When starting the www..com transfer, confirm that the TEND, RDRF, and ORER bits are cleared to 0 before setting the TE or RE bits to 1. Start [1] [2] Initial setting Read TDRE in SSSR. No [1] Initial setting: Specify the transmit/receive data format. [2] Check the SSU state and write transmit data: Write transmit data to SSTDR after reading and confirming that the TDRE bit in SSSR is 1. The TDRE bit is automatically cleared to 0 and transmission is started by writing data to SSTDR. [3] Check the SSU state: Read SSSR confirming that the RDRF bit is 1. A change of the RDRF bit (from 0 to 1) can be notified by RXI interrupt. [4] Receive error processing: When a receive error occurs, execute the designated error processing after reading the ORER bit in SSSR. After that, clear the ORER bit to 0. While the ORER bit is set to 1, transmission or reception is not resumed. [5] Procedure for consecutive data transmission/reception: To continue serial data transmission/reception, confirm that the TDRE bit is 1 meaning that SSTDR is ready to be written to. After that, data can be written to SSTDR. The TDRE bit is automatically cleared to 0 by writing data to SSTDR. TDRE = 1? Yes Write transmit data to SSTDR TDRE automatically cleared Data transferred from SSTDR to SSTRSR TDRE set to 1 to start transmission Read SSSR [3] No RDRF = 1? Yes ORER = 1? No Read receive data in SSRDR RDRF automatically cleared Consecutive data transmission/reception? No Read TEND in SSSR TEND = 1? Yes Clear TEND in SSSR to 0 Yes [4] Yes [5] No One bit time quantum elapsed? Yes Clear TE and RE in SSER to 0 End transmission/reception No Error processing Note: Hatching boxes represent SSU internal operations. Figure 15.17 Flowchart Example of Simultaneous Transmission/Reception (Clock Synchronous Communication Mode) Rev. 2.00 Sep. 10, 2008 Page 637 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.5 SSU Interrupt Sources and DTC www..com The SSU interrupt requests are an overrun error, a conflict error, a receive data register full, transmit data register empty, and a transmit end interrupts. Of these interrupt sources, a receive data register full, and a transmit data register empty can activate the DTC for data transfer. Since both an overrun error and a conflict error interrupts are allocated to the SSERI vector address, and both a transmit data register empty and a transmit end interrupts are allocated to the SSTXI vector address, the interrupt source should be decided by their flags. Table 15.8 lists the interrupt sources. When an interrupt condition shown in table 15.8 is satisfied, an interrupt is requested. Clear the interrupt source by CPU or DTC data transfer. Table 15.8 SSU Interrupt Sources Abbreviation SSERI Interrupt Source Overrun error Conflict error SSRXI SSTXI Receive data register full Symbol Interrupt Condition SSOEI SSCEI SSRXI (CEIE = 1) * (CE = 1) (TIE = 1) * (TDRE = 1) DTC Activation (RIE = 1) * (ORER = 1) (RIE = 1) * (RDRF = 1) Yes Yes (TEIE = 1) * (TEND = 1) Transmit data register empty SSTXI Transmit end SSTEI Rev. 2.00 Sep. 10, 2008 Page 638 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) 15.6 15.6.1 Usage Notes www..com Module Standby Mode Setting The SSU operation can be disabled or enabled using the standby control register. The initial setting is for SSU operation to be halted. Access to registers is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes 15.6.2 Access to SSTDR and SSRDR Registers Do not access SSTDR and SSRDR registers not validated by the setting of the DATS bits of the SSCRL register. If accessed, transmission or reception thereafter may not be performed normally. 15.6.3 Continuous Transmission/Reception in SSU Slave Mode During continuous transmission/reception in SSU slave mode, negate the SCS pin (high level) for every frame. If the SCS pin is kept asserted (low level) for more than one frame, transmission or reception cannot be performed correctly. Rev. 2.00 Sep. 10, 2008 Page 639 of 1130 REJ09B0402-0200 Section 15 Synchronous Serial Communication Unit (SSU) www..com Rev. 2.00 Sep. 10, 2008 Page 640 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Section 16 I2C Bus Interface 2 (I2C2) www..com The I C bus interface 2 conforms to and provides a subset of the Philips I2C (Inter-IC) bus interface functions. However, the configuration of the registers that control the I2C bus differs partly from the Philips register configuration. Figure 16.1 shows a block diagram of the I2C bus interface 2. Figure 16.2 shows an example of I/O pin connections to external circuits. 2 16.1 Features * Selection of I2C format or clock synchronous serial format * Continuous transmission/reception Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed. * Module standby mode can be set I2C bus format: * Start and stop conditions generated automatically in master mode * Selection of acknowledge output levels when receiving * Automatic loading of acknowledge bit when transmitting * Bit synchronization function In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission/reception is not yet possible, set the SCL to low until preparations are completed. * Six interrupt sources Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection The data transfer controller (DTC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data. * Direct bus drive Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected. Rev. 2.00 Sep. 10, 2008 Page 641 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Clock synchronous serial format: * Four interrupt sources www..com Transmit-data-empty, transmit-end, receive-data-full, and overrun error The data transfer controller (DTC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data. Transfer clock generation circuit Transmission/ reception control circuit ICCR1 ICCR2 ICMR SCL Output control ICDRT SAR SDA Output control ICDRS Noise canceler ICDRR NF2CYC [Legend] ICCR1 : ICCR2 : ICMR : ICSR : ICIER : ICDRT : ICDRR : ICDRS : SAR : NF2CYC : Bus state decision circuit Arbitration decision circuit ICIER Address comparator I2C bus control register 1 I2C bus control register 2 I2C bus mode register I2C bus status register I2C bus interrupt enable register I2C bus transmit data register I2C bus receive data register I2C bus shift register Slave address register NF2CYC register ICSR Interrupt generator Figure 16.1 Block Diagram of I2C Bus Interface 2 Rev. 2.00 Sep. 10, 2008 Page 642 of 1130 REJ09B0402-0200 Internal data bus Noise canceler Interrupt request Section 16 I C Bus Interface 2 (I C2) 2 2 Vcc Vcc www..com SCL in SCL out SDA in SDA out (Master) SCL in SCL out SDA in SDA out (Slave 1) SDA SDA SCL SCL SCL SDA SCL in SCL out SDA in SDA out (Slave 2) Figure 16.2 External Circuit Connections of I/O Pins Rev. 2.00 Sep. 10, 2008 Page 643 of 1130 REJ09B0402-0200 SCL SDA Section 16 I C Bus Interface 2 (I C2) 2 2 16.2 Input/Output Pins www..com 2 Table 16.1 shows the pin configuration for the I C bus interface 2. Table 16.1 I2C Bus Interface Pin Configuration Pin Name Serial clock Serial data Symbol SCL SDA I/O I/O I/O Function I2C serial clock input/output I2C serial data input/output Rev. 2.00 Sep. 10, 2008 Page 644 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.3 2 Register Descriptions www..com The I C bus interface 2 has the following registers. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 16.2 Register Configuration Register Name I C bus control register 1 I2C bus control register 2 I C bus mode register I C bus interrupt enable register I2C bus status register I C bus slave address register I C bus transmit data register I2C bus receive data register NF2CYC register 2 2 2 2 2 Abbreviation ICCR1 ICCR2 ICMR ICIER ICSR SAR ICDRT ICDRR NF2CYC R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial value H'00 H'7D H'38 H'00 H'00 H'00 H'FF H'FF H'00 Address H'FFFFCD80 H'FFFFCD81 H'FFFFCD82 H'FFFFCD83 H'FFFFCD84 H'FFFFCD85 H'FFFFCD86 H'FFFFCD87 H'FFFFCD88 Access Size 8 8 8 8 8 8 8 8 8 16.3.1 I2C Bus Control Register 1 (ICCR1) ICCR1 is an 8-bit readable/writable register that enables or disables the I2C bus interface 2, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode. Bit: 7 ICE 6 RCVD 5 MST 4 TRS 3 2 1 0 CKS[3:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name ICE Initial Value 0 R/W R/W Description I C Bus Interface 2 Enable 0: This module is halted. 1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.) 2 Rev. 2.00 Sep. 10, 2008 Page 645 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Bit 6 Bit Name RCVD Initial Value 0 R/W R/W Description Reception Disable www..com When TRS = 0, this bit enables or disables continuous reception without reading of ICDRR. In master receive mode, when ICDRR cannot be read before the rising edge of the 8th clock of SCL, set RCVD to 1 so that data is received in byte units. 0: Enables continuous reception 1: Disables continuous reception 5 4 MST TRS 0 0 R/W R/W Master/Slave Select Transmit/Receive Select In master mode with the I C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames. When seven bits after the start condition is issued in slave receive mode match the slave address set to SAR and the 8th bit is set to 1, TRS is automatically set to 1. If an overrun error occurs in master receive mode with the clock synchronous serial format, MST is cleared and the mode changes to slave receive mode. Operating modes are described below according to MST and TRS combination. When clock synchronous serial format is selected and MST = 1, clock is output. 00: Slave receive mode 01: Slave transmit mode 10: Master receive mode 11: Master transmit mode 3 to 0 CKS[3:0] 0000 R/W Transfer Clock Select 3 to 0 These bits should be set according to the necessary transfer rate (table 16.3) in master mode. In slave mode, these bits should be used to specify the data setup time in transmission mode. The setup time is set to 10 tpcyc when CKS3 = 0 or 20 tpcyc when CKS3 = 1 (tpcyc is one P cycle). 2 Rev. 2.00 Sep. 10, 2008 Page 646 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Table 16.3 Transfer Rate Bit 3 CKS3 Bit 2 CKS2 Bit 1 CKS1 Bit 0 CKS0 Clock www..com Transfer Rate P=10 MHz P=16 MHz P=20 MHz P=25 MHz P=33 MHz P=40 MHz 0 0 0 0 1 P/28 P/40 P/48 P/64 P/80 357 kHz 250 kHz 208 kHz 156 kHz 125 kHz 571 kHz 400 kHz 333 kHz 250 kHz 200 kHz 160 kHz 143 kHz 125 kHz 143 kHz 100 kHz 83.3 kHz 62.5 kHz 50.0 kHz 40.0 kHz 35.7 kHz 31.3 kHz 714 kHz 500 kHz 417 kHz 313 kHz 250 kHz 200 kHz 179 kHz 156 kHz 179 kHz 125 kHz 104 kHz 78.1 kHz 62.5 kHz 50.0 kHz 44.6 kHz 39.1 kHz 893 kHz 625 kHz 521 kHz 391 kHz 313 kHz 250 kHz 223 kHz 195 kHz 223 kHz 156 kHz 130 kHz 97.7 kHz 78.1 kHz 62.5 kHz 55.8 kHz 48.8 kHz 1.18 MHz 825 kHz 688 kHz 516 kHz 413 kHz 330 kHz 295 kHz 258 kHz 295 kHz 206 kHz 172 kHz 129 kHz 103 kHz 82.5 kHz 73.7 kHz 64.5 kHz 1.43 MHz 1.00 MHz 833 kHz 625 kHz 500 kHz 400 kHz 357 kHz 313 kHz 357 kHz 250 kHz 208 kHz 156 kHz 125 kHz 100 kHz 89.3 kHz 78.1 kHz 1 0 1 1 0 0 1 P/100 100 kHz P/112 89.3 kHz P/128 78.1 kHz P/112 89.3 kHz P/160 62.5 kHz P/192 52.1 kHz P/256 39.1 kHz P/320 31.3 kHz P/400 25.0 kHz P/448 22.3 kHz P/512 19.5 kHz 1 0 1 1 0 0 0 1 1 0 1 1 0 0 1 1 0 1 Rev. 2.00 Sep. 10, 2008 Page 647 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.3.2 I2C Bus Control Register 2 (ICCR2) www..com ICCR2 is an 8-bit readable/writable register that issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the I2C bus interface 2. Bit: 7 BBSY 6 SCP 5 4 3 2 - 1 IICRST 0 - SDAO SDAOP SCLO Initial value: 0 R/W: R/W 1 R/W 1 R/W 1 R/W 1 R 1 R 0 R/W 1 R Bit 7 Bit Name BBSY Initial Value 0 R/W R/W Description Bus Busy This bit enables to confirm whether the I C bus is occupied or released and to issue start/stop conditions in master mode. With the clock synchronous serial 2 format, this bit is always read as 0. With the I C bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure also when transmitting a repeated start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition. 2 6 SCP 1 R/W Start/Stop Issue Condition Disable The SCP bit controls the issue of start/stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A repeated start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. Even if 1 is written to this bit, the data will not be stored. Rev. 2.00 Sep. 10, 2008 Page 648 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Bit 5 Bit Name SDAO Initial Value 1 R/W R/W Description www..com SDA Output Value Control This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transfer. 0: When reading, SDA pin outputs low. When writing, SDA pin is changed to output low. 1: When reading, SDA pin outputs high. When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance). 4 SDAOP 1 R/W SDAO Write Protect This bit controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0. This bit is always read as 1. 3 SCLO 1 R This bit monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low. Reserved This bit is always read as 1. The write value should always be 1. 2 1 R 1 IICRST 0 R/W IIC Control Part Reset This bit resets the control part except for I C registers. If this bit is set to 1 when hang-up occurs because of communication failure during I2C operation, some of I2C registers and control part can be reset. 2 0 1 R Reserved This bit is always read as 1. The write value should always be 1. Rev. 2.00 Sep. 10, 2008 Page 649 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.3.3 I2C Bus Mode Register (ICMR) www..com ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first and selects the transfer bit count. Bit: 7 MLS 6 - 5 - 4 - 3 BCWP 2 1 BC[2:0] 0 Initial value: 0 R/W: R/W 0 R 1 R 1 R 1 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name MLS Initial Value 0 R/W R/W Description MSB-First/LSB-First Select 0: MSB-first 1: LSB-first Set this bit to 0 when the I C bus format is used. 2 6 0 R Reserved This bit is always read as 0. The write value should always be 0. 5, 4 All 1 R Reserved These bits are always read as 1. The write value should always be 1. 3 BCWP 1 R/W BC Write Protect This bit controls the BC2 to BC0 modifications. When modifying BC2 to BC0, this bit should be cleared to 0. In clock synchronous serial mode, BC should not be modified. 0: When writing, values of BC2 to BC0 are set. 1: When reading, 1 is always read. When writing, settings of BC2 to BC0 are invalid. Rev. 2.00 Sep. 10, 2008 Page 650 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Bit 2 to 0 Bit Name BC[2:0] Initial Value 000 R/W R/W Description Bit Counter 2 to 0 www..com These bits specify the number of bits to be transferred next. When read, the remaining number of transfer bits 2 is indicated. With the I C bus format, the data is transferred with one addition acknowledge bit. Should be made between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL pin is low. The value returns to 000 at the end of a data transfer, including the acknowledge bit. These bits are automatically set to 111 after a stop condition is detected. These bits are cleared by a power-on reset and in standby mode. These bits are also cleared by setting IICRST of ICCR2 to 1. With the clock synchronous serial format, these bits should not be modified. I C Bus Format 000: 9 bits 001: 2 bits 010: 3 bits 011: 4 bits 100: 5 bits 101: 6 bits 110: 7 bits 111: 8 bits 2 Clock Synchronous Serial Format 000: 8 bits 001: 1 bit 010: 2 bits 011: 3 bits 100: 4 bits 101: 5 bits 110: 6 bits 111: 7 bits Rev. 2.00 Sep. 10, 2008 Page 651 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.3.4 I2C Bus Interrupt Enable Register (ICIER) www..com ICIER is an 8-bit readable/writable register that enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits received. Bit: 7 TIE 6 TEIE 5 RIE 4 NAKIE 3 STIE 2 1 0 ACKE ACKBR ACKBT Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R 0 R/W Bit 7 Bit Name TIE Initial Value 0 R/W R/W Description Transmit Interrupt Enable When the TDRE bit in ICSR is set to 1 or 0, this bit enables or disables the transmit data empty interrupt (IITXI). 0: Transmit data empty interrupt request (IITXI) is disabled. 1: Transmit data empty interrupt request (IITXI) is enabled. 6 TEIE 0 R/W Transmit End Interrupt Enable This bit enables or disables the transmit end interrupt (IITEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. IITEI can be canceled by clearing the TEND bit or the TEIE bit to 0. 0: Transmit end interrupt request (IITEI) is disabled. 1: Transmit end interrupt request (IITEI) is enabled. 5 RIE 0 R/W Receive Interrupt Enable This bit enables or disables the receive data full interrupt request (IIRXI) and the overrun error interrupt request (IIERI) in the clock synchronous format when receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. IIRXI can be canceled by clearing the RDRF or RIE bit to 0. 0: Receive data full interrupt request (IIRXI) are disabled. 1: Receive data full interrupt request (IIRXI) are enabled. Rev. 2.00 Sep. 10, 2008 Page 652 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Bit 4 Bit Name NAKIE Initial Value 0 R/W R/W Description www..com NACK Receive Interrupt Enable This bit enables or disables the NACK detection interrupt request (IINAKI) and the overrun error (OVE set in ICSR) interrupt request (IIERI) in the clock synchronous format when the NACKF or AL/OVE bit in ICSR is set. IINAKI can be canceled by clearing the NACKF, AL/OVE, or NAKIE bit to 0. 0: NACK receive interrupt request (IINAKI) is disabled. 1: NACK receive interrupt request (IINAKI) is enabled. 3 STIE 0 R/W Stop Condition Detection Interrupt Enable This bit enables or disables the stop condition detection interrupt request (IISTPI) when the STOP bit in ICSR is set. 0: Stop condition detection interrupt request (IISTPI) is disabled. 1: Stop condition detection interrupt request (IISTPI) is enabled. 2 ACKE 0 R/W Acknowledge Bit Judgment Select 0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed. 1: If the receive acknowledge bit is 1, continuous transfer is halted. 1 ACKBR 0 R Receive Acknowledge In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified. This bit can be canceled by setting the BBSY bit in ICCR2 to 1. 0: Receive acknowledge = 0 1: Receive acknowledge = 1 0 ACKBT 0 R/W Transmit Acknowledge In receive mode, this bit specifies the bit to be sent at the acknowledge timing. 0: 0 is sent at the acknowledge timing. 1: 1 is sent at the acknowledge timing. Rev. 2.00 Sep. 10, 2008 Page 653 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.3.5 I2C Bus Status Register (ICSR) www..com ICSR is an 8-bit readable/writable register that confirms interrupt request flags and their status. Bit: 7 TDRE 6 TEND 5 4 3 2 1 AAS 0 ADZ RDRF NACKF STOP AL/OVE Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name TDRE Initial Value 0 R/W R/W Description Transmit Data Register Empty [Setting conditions] * * * * When data is transferred from ICDRT to ICDRS and ICDRT becomes empty When TRS is set When the start condition (including retransmission) is issued When slave mode is changed from receive mode to transmit mode When 0 is written to TDRE after reading TDRE = 1 When data is written to ICDRT DTC is activated by IITXI interrupt and the DISEL bit in MRB of DTC is 0. [Clearing conditions] * * * 6 TEND 0 R/W Transmit End [Setting conditions] * * When the ninth clock of SCL rises with the I C bus format while the TDRE flag is 1 When the final bit of transmit frame is sent with the clock synchronous serial format When 0 is written to TEND after reading TEND = 1 When data is written to ICDRT DTC is activated by IITXI interrupt and the DISEL bit in MRB of DTC is 0. 2 [Clearing conditions] * * * Rev. 2.00 Sep. 10, 2008 Page 654 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Bit 5 Bit Name RDRF Initial Value 0 R/W R/W Description www..com Receive Data Register Full [Setting condition] * When a receive data is transferred from ICDRS to ICDRR When 0 is written to RDRF after reading RDRF = 1 When ICDRR is read DTC is activated by IIRXI interrupt and the DISEL bit in MRB of DTC is 0. [Clearing conditions] * * * 4 NACKF 0 R/W No Acknowledge Detection Flag* [Setting condition] * When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1 When 0 is written to NACKF after reading NACKF =1 [Clearing condition] * 3 STOP 0 R/W Stop Condition Detection Flag [Setting conditions] * * In master mode, when a stop condition is detected after frame transfer In slave mode, when a stop condition is detected after the slave address in the first byte that came following the detection of a start condition have matched the address set in SAR. When 0 is written to STOP after reading STOP = 1 [Clearing condition] * Rev. 2.00 Sep. 10, 2008 Page 655 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Bit 2 Bit Name AL/OVE Initial Value 0 R/W R/W Description www..com Arbitration Lost Flag/Overrun Error Flag This flag indicates that arbitration was lost in master 2 mode with the I C bus format and that the final bit has been received while RDRF = 1 with the clock synchronous format. When two or more master devices attempt to seize the 2 bus at nearly the same time, if the I C bus interface 2 detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been occupied by another master. [Setting conditions] * * * If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode When the SDA pin outputs high in master mode while a start condition is detected When the final bit is received with the clock synchronous format while RDRF = 1 When 0 is written to AL/OVE after reading AL/OVE =1 [Clearing condition] * 1 AAS 0 R/W Slave Address Recognition Flag In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR. [Setting conditions] * * When the slave address is detected in slave receive mode When the general call address is detected in slave receive mode. When 0 is written to AAS after reading AAS = 1 [Clearing condition] * Rev. 2.00 Sep. 10, 2008 Page 656 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Bit 0 Bit Name ADZ Initial Value 0 R/W R/W Description www..com 2 General Call Address Recognition Flag This bit is valid in slave receive mode with the I C bus format. [Setting condition] * When the general call address is detected in slave receive mode When 0 is written to ADZ after reading ADZ = 1 [Clearing condition] * Note: * When NACKF = 1 is detected, be sure to clear NACKF in the transfer end processing. Until the flag is cleared, next transmission or reception cannot be started. 16.3.6 I2C Bus Slave Address Register (SAR) SAR is an 8-bit readable/writable register that selects the communications format and sets the slave address. In slave mode with the I2C bus format, if the upper seven bits of SAR match the upper seven bits of the first frame received after a start condition, this module operates as the slave device. Bit: 7 6 5 4 SVA[6:0] 3 2 1 0 FS Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 to 1 Bit Name SVA[6:0] Initial Value All 0 R/W R/W Description Slave Address 6 to 0 These bits set a unique address in bits SVA6 to SVA0, differing form the addresses of other slave devices 2 connected to the I C bus. 0 FS 0 R/W Format Select 0: I C bus format is selected 1: Clock synchronous serial format is selected 2 Rev. 2.00 Sep. 10, 2008 Page 657 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.3.7 I2C Bus Transmit Data Register (ICDRT) www..com ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. If ICDRT is written to and then read while the MLS bit in ICMR is set to 1, data is read in the reversed order (MSB-LSB order is reversed). ICDRT is initialized to H'FF. Bit: 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 16.3.8 I2C Bus Receive Data Register (ICDRR) ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. ICDRR is initialized to H'FF. Bit: 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 16.3.9 I2C Bus Shift Register (ICDRS) ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU. Bit: 7 6 5 4 3 2 1 0 Initial value: R/W: - - - - - - - - Rev. 2.00 Sep. 10, 2008 Page 658 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.3.10 NF2CYC Register (NF2CYC) NF2CYC is an 8-bit readable/writable register that selects the range of the noise filtering for the SCL and SDA pins. For details of the noise filter, see section 16.4.7, Noise Filter. Bit: 7 - www..com 6 - 5 - 4 - 3 - 2 - 1 - 0 NF2CYC Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W Bit 7 to 1 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 0 NF2CYC 0 R/W Noise Filtering Range Select 0: The noise less than one cycle of the peripheral clock can be filtered out 1: The noise less than two cycles of the peripheral clock can be filtered out Rev. 2.00 Sep. 10, 2008 Page 659 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.4 2 Operation www..com 2 The I C bus interface 2 can communicate either in I C bus mode or clock synchronous serial mode by setting FS in SAR. 16.4.1 I2C Bus Format Figure 16.3 shows the I2C bus formats. Figure 16.4 shows the I2C bus timing. The first frame following a start condition always consists of eight bits. (a) I2C bus format (FS = 0) S 1 SLA 7 1 R/W 1 A 1 DATA n A 1 m A/A 1 P 1 n: Transfer bit count (n = 1 to 8) m: Transfer frame count (m 1) (b) I2C bus format (Start condition retransmission, FS = 0) S 1 SLA 7 1 R/W 1 A 1 DATA n1 m1 A/A S 1 SLA 7 1 R/W 1 A 1 DATA n2 m2 A/A 1 P 1 1 n1 and n2: Transfer bit count (n1 and n2 = 1 to 8) m1 and m2: Transfer frame count (m1 and m2 1) Figure 16.3 I2C Bus Formats SDA SCL S 1-7 SLA 8 R/W 9 A 1-7 DATA 8 9 A 1-7 DATA 8 9 A P Figure 16.4 I2C Bus Timing [Legend] S: Start condition. The master device drives SDA from high to low while SCL is high. SLA: Slave address R/W: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0. A: Acknowledge. The receive device drives SDA to low. DATA: Transfer data P: Stop condition. The master device drives SDA from low to high while SCL is high. Rev. 2.00 Sep. 10, 2008 Page 660 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.4.2 Master Transmit Operation www..com In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 16.5 and 16.6. The transmission procedure and operations in master transmit mode are described below. 1. Set the ICE bit in ICCR1 to 1. Set the MLS bit in ICMR and bits CKS3 to CKS0 in ICCR1. (Initial setting) 2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP. (Start condition issued) This generates the start condition. 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and R/W) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again. 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP. SCL is fixed low until the transmit data is prepared or the stop condition is issued. 5. The transmit data after the second byte is written to ICDRT every time TDRE is set. 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF. 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode. Rev. 2.00 Sep. 10, 2008 Page 661 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 SCL (Master output) SDA (Master output) 1 Bit 7 2 Bit 6 3 Bit 5 4 Bit 4 5 Bit 3 6 Bit 2 7 Bit 1 8 Bit 0 R/W www..com Bit 7 Bit 6 9 1 2 Slave address SDA (Slave output) TDRE A TEND ICDRT Address + R/W Data 1 Data 2 ICDRS Address + R/W Data 1 User processing [2] Instruction of start condition issuance [4] Write data to ICDRT (second byte) [3] Write data to ICDRT (first byte) [5] Write data to ICDRT (third byte) Figure 16.5 Master Transmit Mode Operation Timing (1) SCL (Master output) SDA (Master output) SDA (Slave output) TDRE A 9 1 Bit 7 2 Bit 6 3 Bit 5 4 Bit 4 5 Bit 3 6 Bit 2 7 Bit 1 8 Bit 0 9 A/A TEND ICDRT Data n ICDRS Data n User [5] Write data to ICDRT processing [6] Issue stop condition. Clear TEND. [7] Set slave receive mode Figure 16.6 Master Transmit Mode Operation Timing (2) Rev. 2.00 Sep. 10, 2008 Page 662 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.4.3 Master Receive Operation www..com In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 16.7 and 16.8. The reception procedure and operations in master receive mode are shown below. 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0. 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse. 3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0. 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read. 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception. 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition. 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0. 8. The operation returns to the slave receive mode. Note: If only one byte is received, read ICDRR (dummy-read) after the RCVD bit in ICCR1 is set. Rev. 2.00 Sep. 10, 2008 Page 663 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Master transmit mode SCL (Master output) SDA (Master output) SDA (Slave output) TDRE A 9 1 Master receive mode 2 3 4 5 6 www..com 7 8 9 A 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 TEND TRS RDRF ICDRS Data 1 ICDRR User processing Data 1 [3] Read ICDRR [1] Clear TDRE after clearing TEND and TRS [2] Read ICDRR (dummy read) Figure 16.7 Master Receive Mode Operation Timing (1) Rev. 2.00 Sep. 10, 2008 Page 664 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 SCL (Master output) SDA (Master output) SDA (Slave output) 9 A 1 2 3 4 5 6 7 www..com A/A 8 9 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 RDRF RCVD ICDRS Data n-1 Data n ICDRR User processing Data n-1 Data n [5] Read ICDRR after setting RCVD [6] Issue stop condition [7] Read ICDRR, and clear RCVD [8] Set slave receive mode Figure 16.8 Master Receive Mode Operation Timing (2) Rev. 2.00 Sep. 10, 2008 Page 665 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.4.4 Slave Transmit Operation www..com In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 16.9 and 16.10. The transmission procedure and operations in slave transmit mode are described below. 1. Set the ICE bit in ICCR1 to 1. Set the MLS bit in ICMR and bits CKS3 to CKS0 in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches. 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the TDRE bit in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set. 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND. 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free. 5. Clear TDRE. Rev. 2.00 Sep. 10, 2008 Page 666 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Slave receive mode SCL (Master output) SDA (Master output) SCL (Slave output) SDA (Slave output) Slave transmit mode 9 1 2 3 4 5 6 www..com 7 8 9 1 A A Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 TDRE TEND TRS ICDRT Data 1 Data 2 Data 3 ICDRS Data 1 Data 2 ICDRR User processing [2] Write data to ICDRT (data 1) [2] Write data to ICDRT (data 2) [2] Write data to ICDRT (data 3) Figure 16.9 Slave Transmit Mode Operation Timing (1) Rev. 2.00 Sep. 10, 2008 Page 667 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Slave receive mode Slave transmit mode www..com SCL (Master output) SDA (Master output) SCL (Slave output) SDA (Slave output) TDRE TEND TRS ICDRT 9 A 1 2 3 4 5 6 7 8 9 A Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 ICDRS Data n ICDRR User processing [3] Clear TEND [4] Read ICDRR (dummy read) after clearing TRS [5] Clear TDRE Figure 16.10 Slave Transmit Mode Operation Timing (2) Rev. 2.00 Sep. 10, 2008 Page 668 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.4.5 Slave Receive Operation www..com In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 16.11 and 16.12. The reception procedure and operations in slave receive mode are described below. 1. Set the ICE bit in ICCR1 to 1. Set the MLS bit in ICMR and bits CKS3 to CKS0 in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches. 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and R/W, it is not used.) 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame. 4. The last byte data is read by reading ICDRR. SCL (Master output) SDA (Master output) SCL (Slave output) SDA (Slave output) 9 1 2 3 4 5 6 7 8 9 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 A A RDRF ICDRS Data 1 Data 2 ICDRR User processing Data 1 [2] Read ICDRR (dummy read) [2] Read ICDRR Figure 16.11 Slave Receive Mode Operation Timing (1) Rev. 2.00 Sep. 10, 2008 Page 669 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 SCL (Master output) SDA (Master output) SCL (Slave output) SDA (Slave output) 9 1 Bit 7 2 Bit 6 3 Bit 5 4 Bit 4 5 Bit 3 6 Bit 2 7 Bit 1 www..com Bit 0 8 9 A A RDRF ICDRS Data 1 Data 2 ICDRR User processing Data 1 [3] Set ACKBT [3] Read ICDRR [4] Read ICDRR Figure 16.12 Slave Receive Mode Operation Timing (2) 16.4.6 Clock Synchronous Serial Format This module can be operated with the clock synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected. (1) Data Transfer Format Figure 16.13 shows the clock synchronous serial transfer format. The transfer data is output from the fall to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2. SCL SDA Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Figure 16.13 Clock Synchronous Serial Transfer Format Rev. 2.00 Sep. 10, 2008 Page 670 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 (2) Transmit Operation www..com In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 16.14. The transmission procedure and operations in transmit mode are described below. 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1. (Initial setting) 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set. 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1. SCL SDA (Output) 1 2 7 Bit 6 8 Bit 7 1 Bit 0 7 Bit 6 8 Bit 7 1 Bit 0 Bit 0 Bit 1 TRS TDRE ICDRT ICDRS Data 1 Data 1 Data 2 Data 2 Data 3 Data 3 User processing [3] Write data [3] Write data to ICDRT to ICDRT [2] Set TRS [3] Write data to ICDRT [3] Write data to ICDRT Figure 16.14 Transmit Mode Operation Timing Rev. 2.00 Sep. 10, 2008 Page 671 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 (3) Receive Operation www..com In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 16.15. The reception procedure and operations in receive mode are described below. 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1. (Initial setting) 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock. 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR. 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data. Notes: Follow the steps below to receive only one byte with MST=1 specified. See figure 16.16 for the operation timing. 1. Set the ICE bit in ICCR1 to 1. Set bits CKS3 to CKS0 in ICCR1. (Initial setting) 2. Set MST=1 while the RCVD bit in ICCR1 is 0. This causes the receive clock to be output. 3. Check if the BC2 bit in ICMR is set to 1 and then set the RCVD bit in ICCR1 to 1. This causes the SCL to be fixed to the high level after outputting one byte of the receive clock. Rev. 2.00 Sep. 10, 2008 Page 672 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 SCL SDA (Input) MST TRS 1 2 7 Bit 6 8 Bit 7 1 Bit 0 7 Bit 6 8 Bit 7 1 Bit 0 2 Bit 1 www..com Bit 0 Bit 1 RDRF ICDRS ICDRR Data 1 Data 2 Data 3 Data 1 [2] Set MST (when outputting the clock) Data 2 User processing [3] Read ICDRR [3] Read ICDRR Figure 16.15 Receive Mode Operation Timing SCL SDA (Input) MST RCVD BC2 to BC0 000 1 2 3 4 5 6 7 8 Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 111 110 101 100 011 010 001 000 [2] Set MST [3] Set the RCVD bit after checking if BC2 = 1 Figure 16.16 Operation Timing For Receiving One Byte Rev. 2.00 Sep. 10, 2008 Page 673 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.4.7 Noise Filter www..com The logic levels at the SCL and SDA pins are routed through noise filters before being latched internally. Figure 16.17 shows a block diagram of the noise filter circuit. The noise filter consists of three cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the peripheral clock. When NF2CYC is set to 0, this signal is not passed forward to the next circuit unless the outputs of both latches agree. When NF2CYC is set to 1, this signal is not passed forward to the next circuit unless the outputs of three latches agree. If they do not agree, the previous value is held. Sampling clock SCL or SDA input signal C D C C Q Latch D Q Latch D Q Latch Match detector 1 Internal SCL or SDA signal 0 Match detector NF2CYC Peripheral clock cycle Sampling clock Figure 16.17 Block Diagram of Noise Filter Rev. 2.00 Sep. 10, 2008 Page 674 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.4.8 Example of Use www..com 2 Flowcharts in respective modes that use the I C bus interface 2 are shown in figures 16.18 to 16.21. Start Initialize Read BBSY in ICCR2 [1] [2] Test the status of the SCL and SDA lines. Set master transmit mode. Issue the start condition. Set the first byte (slave address + R/W) of transmit data. Wait for 1 byte to be transmitted. Test the acknowledge transferred from the specified slave device. Set the second and subsequent bytes (except for the final byte) of transmit data. Wait for ICDRT empty. Set the last byte of transmit data. No [1] BBSY=0 ? Yes Set MST and TRS in ICCR1 to 1 Write 1 to BBSY and 0 to SCP Write transmit data in ICDRT Read TEND in ICSR [3] [2] [3] [4] [4] [5] [6] [7] No [5] TEND=1 ? Yes Read ACKBR in ICIER [6] ACKBR=0 ? Yes Transmit mode? Yes No [8] [9] [10] Wait for last byte to be transmitted. [11] Clear the TEND flag. No Mater receive mode [12] Clear the STOP flag. [13] Issue the stop condition. Write transmit data in ICDRT Read TDRE in ICSR No [7] [8] TDRE=1 ? Yes [14] Wait for the creation of stop condition. [15] Set slave receive mode. Clear TDRE. No Last byte? [9] Yes Write transmit data in ICDRT Read TEND in ICSR No [10] TEND=1 ? Yes Clear TEND in ICSR Clear STOP in ICSR [11] [12] Write 0 to BBSY and SCP Read STOP in ICSR No [13] [14] STOP=1 ? Yes Set MST to 1 and TRS to 0 in ICCR1 [15] Clear TDRE in ICSR End Figure 16.18 Sample Flowchart for Master Transmit Mode Rev. 2.00 Sep. 10, 2008 Page 675 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Mater receive mode [1] Clear TEND in ICSR Clear TRS in ICCR1 to 0 Clear TDRE in ICSR Clear ACKBT in ICIER to 0 Dummy-read ICDRR Read RDRF in ICSR No [2] Clear TEND, select master receive mode, and then clear TDRE. * www..com Set acknowledge to the transmit device. * Dummy-read ICDDR. * Wait for 1 byte to be received Check whether it is the (last receive - 1). Read the receive data. Set acknowledge of the final byte. Disable continuous reception (RCVD = 1). Read the (final byte - 1) of received data. Wait for the last byte to be receive. [2] [1] [3] [4] [5] [6] [7] [8] [3] RDRF=1 ? Yes [4] Last receive - 1? No Read ICDRR Yes [5] [9] [10] Clear the STOP flag. [6] [11] Issue the stop condition. [12] Wait for the creation of stop condition. Set ACKBT in ICIER to 1 [7] [13] Read the last byte of receive data. [14] Clear RCVD. Set RCVD in ICCR1 to 1 Read ICDRR Read RDRF in ICSR [8] [15] Set slave receive mode. Notes: * Make sure that no interrupt will be generated during steps [1] to [3]. [9] No RDRF=1 ? Yes Clear STOP in ICSR [10] When the size of receive data is only one byte in reception, steps [2] to [6] are skipped after step [1], before jumping to step [7]. The step [8] is dummy-read in ICDRR. However, when the size of receive data is two bytes and more, steps [2] to [6] are not skipped after step [1]. Write 0 to BBSY and SCP Read STOP in ICSR No [11] [12] STOP=1 ? Yes Read ICDRR Clear RCVD in ICCR1 to 0 [13] [14] Clear MST in ICCR1 to 0 End [15] Figure 16.19 Sample Flowchart for Master Receive Mode Rev. 2.00 Sep. 10, 2008 Page 676 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Slave transmit mode Clear AAS in ICSR Write transmit data in ICDRT Read TDRE in ICSR No [3] [1] [1] Clear the AAS flag. [2] Set transmit data for ICDRT (except for the last byte). [3] Wait for ICDRT empty. [2] www..com [4] Set the last byte of transmit data. [5] Wait for the last byte to be transmitted. [6] Clear the TEND flag . [7] Set slave receive mode. [8] Dummy-read ICDRR to release the SCL line. [4] TDRE=1 ? Yes No Last byte? Yes [9] Clear the TDRE flag. Write transmit data in ICDRT Read TEND in ICSR No [5] TEND=1 ? Yes Clear TEND in ICSR Clear TRS in ICCR1 to 0 Dummy-read ICDRR Clear TDRE in ICSR End [6] [7] [8] [9] Figure 16.20 Sample Flowchart for Slave Transmit Mode Rev. 2.00 Sep. 10, 2008 Page 677 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Slave receive mode [1] Clear the AAS flag. Clear AAS in ICSR Clear ACKBT in ICIER to 0 Dummy-read ICDRR [1] [2] www..com [2] Set acknowledge to the transmit device. [3] Dummy-read ICDRR. [3] [4] Wait for 1 byte to be received. [5] Check whether it is the (last receive - 1). [4] [6] Read the receive data. [7] Set acknowledge of the last byte. Read RDRF in ICSR No RDRF=1 ? Yes Last receive - 1? Yes [5] [8] Read the (last byte - 1) of receive data. [9] Wait the last byte to be received. No Read ICDRR [6] [10] Read for the last byte of receive data. Note: When the size of receive data is only one byte in reception, steps [2] to [6] are skipped after step [1], before jumping to step [7]. The step [8] is dummy-read in ICDRR. However, when the size of receive data is two bytes and more, steps [2] to [6] are not skipped after step [1]. Set ACKBT in ICIER to 1 [7] Read ICDRR Read RDRF in ICSR No [8] [9] RDRF=1 ? Yes Read ICDRR End [10] Figure 16.21 Sample Flowchart for Slave Receive Mode Rev. 2.00 Sep. 10, 2008 Page 678 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.5 I2C2 Interrupt Sources www..com There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK receive, STOP recognition, and arbitration lost/overrun error. Table 16.4 shows the contents of each interrupt request. Table 16.4 Interrupt Requests Clock Synchronous DTC Activation Mode Interrupt Request Abbreviation Interrupt Condition I C Mode 2 Transmit data Empty Transmit end Receive data full STOP recognition NACK receive Arbitration lost/ overrun error IITXI IITEI IIRXI IISTPI IINAKI (TDRE=1) * (TIE=1) (TEND=1) * (TEIE=1) (RDRF=1) * (RIE=1) (STOP=1) * (STIE=1) {(NACKF=1)+(AL=1)} * (NAKIE=1) x x x x x x When the interrupt condition described in table 16.4 is 1, the CPU executes an interrupt exception handling. Interrupt sources should be cleared in the exception handling. The TDRE and TEND bits are automatically cleared to 0 by writing the transmit data to ICDRT. The RDRF bit is automatically cleared to 0 by reading ICDRR. The TDRE bit is set to 1 again at the same time when the transmit data is written to ICDRT. Therefore, when the TDRE bit is cleared to 0, then an excessive data of one byte may be transmitted. The TDRE, TEND, and RDRF bits are automatically cleared while the specified number of transfers by the DTC is in progress; however, the TDRE, TEND, and RDRF bits are not cleared automatically when the transfer is complete. Rev. 2.00 Sep. 10, 2008 Page 679 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.6 2 Operation Using the DTC www..com In the I C bus format, since the slave device or the direction of transfer is selected by the slave address or the R/W bit, and the acknowledge bit may indicate the end of reception or reception of the final frame, the continuous transfer of data by the DTC must be performed combined with the CPU processing by the interrupt. Table 16.5 shows some example of processing using the DTC. These examples assume that the number of transfer data bytes is known in slave mode. Table 16.5 Example of Processing Using DTC Item Slave address + R/W bit transmission/ reception Master Transmit Mode Master Receive Mode Slave Transmit Mode Slave Receive Mode Transmission by Transmission by Reception by CPU Reception by CPU DTC (ICDR write) CPU (ICDR write) (ICDR read) (ICDR read) Dummy data read Actual data transmission/ reception Last frame processing Setting of number of DTC transfer data frames Processing by CPU (ICDR read) Transmission by Reception by DTC Transmission by Reception by DTC DTC (ICDR write) (ICDR read) DTC (ICDR write) (ICDR read) Not necessary Reception by CPU Not necessary (ICDR read) Reception by CPU (ICDR read) Reception: Actual data count Transmission: Reception: Actual Transmission: Actual data count data count Actual data count + 1 (+ 1 equivalent to slave address + R/W bits) Rev. 2.00 Sep. 10, 2008 Page 680 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.7 Bit Synchronous Circuit www..com In master mode, this module has a possibility that high level period may be short in the two states described below. * When SCL is driven to low by the slave device * When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance) Therefore, it monitors SCL and communicates by bit with synchronization. Figure 16.22 shows the timing of the bit synchronous circuit and table 16.6 shows the time when SCL output changes from low to Hi-Z then SCL is monitored. Monitor SCL pin level Monitor SCL pin level SCL monitor timing reference clock SCL VIH Internal SCL Figure 16.22 The Timing of the Bit Synchronous Circuit Rev. 2.00 Sep. 10, 2008 Page 681 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 Table 16.6 Time for Monitoring SCL CKS3 0 CKS2 0 NF2CYC 0 1 1 0 1 1 0 0 1 1 0 1 www..com Time for Monitoring SCL*1 6.5 tpcyc*2 5.5 tpcyc*2 18.5 tpcyc*2 17.5 tpcyc* 15.5 tpcyc* 39.5 tpcyc* 2 16.5 tpcyc*2 2 40.5 tpcyc*2 2 Notes: 1. SCL pin level is monitored after "time for monitoring SCL" has elapsed from the rising edge of the reference clock for monitoring SCL. 2. tpcyc indicates the period of the peripheral clock. Rev. 2.00 Sep. 10, 2008 Page 682 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.8 16.8.1 Usage Note www..com Module Standby Mode Setting The I2C2 operation can be disabled or enabled using the standby control register. The initial setting is for I2C2 operation to be halted. Access to registers is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes. 16.8.2 Issuance of Stop Condition and Repeated Start Condition A stop condition or repeated start condition should be issued after the fall of the ninth clock pulse is recognized. The fall of the ninth clock pulse can be recognized by checking the SCLO bit in the I2C bus control register 2 (ICCR2). When a stop condition or repeated start condition is issued at a specific timing under the conditions 1 or 2 shown below, the condition may not be output successfully. Issuance under other than these conditions will succeed with no problem. 1. When the SCL signal did not rise within the time specified in section 16.7, Bit Synchronous Circuit, due to the load of the SCL bus (load capacitance or pull-up resistor). 2. When the bit synchronous circuit is activated because the low-level periods of the eighth and ninth clock pulses are extended by the slave device. 16.8.3 Issuance of a Start Condition and Stop Condition in Sequence Do not issue a start condition and stop condition in sequence. If a start condition and stop condition are to be issued in sequence, be sure to transmit a slave address before issuing the stop condition. Rev. 2.00 Sep. 10, 2008 Page 683 of 1130 REJ09B0402-0200 Section 16 I C Bus Interface 2 (I C2) 2 2 16.8.4 Settings for Multi-Master Operation www..com 1. Transfer rate setting In multi-master operation, specify a transfer rate of at least 1/1.8 of the fastest transfer rate among the other masters. For example, when the fastest of the other masters is at 400 kbps, the IIC transfer rate of this LSI must be specified as 223 kbps (= 400/1.8) or a higher rate. 2. MST and TRS bits in ICCR1 In multi-master operation, use the MOV instruction to set the MST and TRS bits in ICCR1. 3. Loss of arbitration When arbitration is lost, check whether the MST and TRS bits in ICCR1 are 0. If the MST and TRS bits in ICCR1 have been set to a value other than 0, clear the bits to 0. 16.8.5 Reading ICDRR in Master Receive Mode In master receive mode, read ICDRR before the rising edge of the 8th clock of SCL. If ICDRR cannot be read before the rising edge of the 8th clock so that the next round of reception proceeds with the RDRF bit in ICSR set to 1, the 8the clock is fixed low and the 9th clock is output. If ICDRR cannot be read before the rising edge of the 8th clock of SCL, set the RCVD bit in ICRR1 to 1 so that transfer proceeds in byte units. 16.8.6 Supported Emulator The E200F emulator does not support I2C2 operation. Use the E10A emulator when debugging the I2C2 operation. Rev. 2.00 Sep. 10, 2008 Page 684 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) Section 17 A/D Converter (ADC) www..com This LSI includes a successive approximation type 12-bit A/D converter. 17.1 Features * 12-bit resolution * Input channels 12 channels for the SH7136 (two independent A/D conversion modules) 16 channels for the SH7137 (two independent A/D conversion modules) * Fast A/D conversion When operating at P = 40 MHz, conversion time is 1.25 s per channel (A/D clock = 40 MHz and conversion done in 50 states) * Two operating modes Single-cycle scan mode: Continuous A/D conversion on one to eight channels Continuous scan mode: Repetitive A/D conversion on one to eight channels * 12-bit A/D data registers The SH7136 has four registers for A/D_0 and eight registers for A/D_1, which makes a total of twelve 16-bit A/D data registers (ADDR). The SH7137 has eight registers for both A/D_0 and A/D_1, which makes a total of sixteen 16-bit A/D data registers (ADDR). A/D conversion results are stored in A/D data registers (ADDR) that correspond to the input channels. * Sample-and-hold function A sample-and-hold circuit is built into the A/D converter of this LSI, simplifying the configuration of the external analog input circuitry. Multiple channels can be sampled simultaneously because sample-and-hold circuits can be dedicated for channels 0 to 2 and 8 to 10. Group A (GrA): Analog input pins selected from channels 0, 1, and 2 can be simultaneously sampled. Group B (GrB): Analog input pins selected from channels 8, 9, and 10 can be simultaneously sampled. * Three methods for starting conversion Software: Setting of the ADST bit in ADCR Timer: TRGAN, TRG0N, TRG4AN, and TRG4BN from the MTU2 TRGAN, TRG4AN, and TRG4BN from the MTU2S External trigger: ADTRG (LSI pin) Rev. 2.00 Sep. 10, 2008 Page 685 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) * Selectable analog input channel A/D conversion of a selected channel is accomplished by setting the A/D analog input channel www..com select registers (ADANSR). * A/D conversion end interrupt and DTC transfer function is supported On completion of A/D conversion, A/D conversion end interrupts (ADI_3 and ADI_4) can be generated and the DTC can be activated by ADI_3 and ADI_4. Rev. 2.00 Sep. 10, 2008 Page 686 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) Figure 17.1 shows a block diagram of the A/D converter. www..com A/D_0 Internal data bus Bus interface ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 AVrefh AVrefl 12-bit D/A AN0 GrA AN1 AN2 AN3 AN4 AN5 AN6 AN7 Sample-andhold circuit Sample-andhold circuit Sample-andhold circuit Impedanceconversion circuit Impedanceconversion circuit Impedanceconversion circuit Impedanceconversion circuit Impedanceconversion circuit Sample-andhold circuit + - Comparator A/D 0 conversion control circuit Analog multiplexer Offset cancel circuit ADDR7 AVss AVcc AVss AVrefh AVrefl A/D conversion end interrupt signal (ADI_3) ADSTRGR_0 Successive approximation register ADANSR_0 AVcc ADCR_0 ADSR_0 A/D trigger signal from MTU2 (TRGAN, TRG0N, TRG4AN, TRG4BN) A/D trigger signal from MTU2S (TRGAN, TRG4AN, TRG4BN) A/D_1 Internal data bus Bus interface ADDR8 AVrefh AVrefl 12-bit D/A AN8 GrB AN9 AN10 AN11 AN12 AN13 AN14 AN15 Sample-andhold circuit Sample-andhold circuit Sample-andhold circuit Impedanceconversion circuit Impedanceconversion circuit Impedanceconversion circuit Impedanceconversion circuit Impedanceconversion circuit Sample-andhold circuit ADDR9 AVss ADSTRGR_1 Successive approximation register ADANSR_1 AVcc ADDR10 ADDR11 ADDR12 ADDR13 ADDR14 ADDR15 ADCR_1 ADSR_1 + - Comparator A/D 1 conversion control circuit External trigger signal (ADTRG) Analog multiplexer Offset cancel circuit A/D conversion end interrupt signal (ADI_4) [Legend] ADDR: ADCR: ADANSR: ADSR: ADSTRGR: GrA: GrB: A/D data register A/D control register A/D analog input channel select register A/D status register A/D start trigger select register Group A Group B Note: Pins AN4 to AN7 are available only in the SH7137. ADDR4 to ADDR7 registers are available only in the SH7137. Figure 17.1 Block Diagram of A/D Converter Rev. 2.00 Sep. 10, 2008 Page 687 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.2 Input/Output Pins www..com Table 17.1 shows the configuration of the pins used by the A/D converter. For the pin usage, refer to the usage notes in section 17.7, Usage Notes. Table 17.1 Pin Configuration Product Name Module Type Common Pin Name AVCC AVSS AVrefh AVrefl ADTRG A/D module 0 (A/D_0) AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 A/D module 1 (A/D_1) AN8 AN9 AN10 AN11 AN12 AN13 AN14 AN15 I/O Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Function Analog block power supply pin Analog block ground pin Analog block reference power supply pin (High-side) (AVrefl < AVrefh) Analog block reference power supply pin (Low-side) (AVrefl < AVrefh) A/D external trigger input pin Analog input pin 0 (Group A) Analog input pin 1 (Group A) Analog input pin 2 (Group A) Analog input pin 3 Analog input pin 4 Analog input pin 5 Analog input pin 6 Analog input pin 7 Analog input pin 8 (Group B) Analog input pin 9 (Group B) Analog input pin 10 (Group B) Analog input pin 11 Analog input pin 12 Analog input pin 13 Analog input pin 14 Analog input pin 15 SH7137 SH7136 Rev. 2.00 Sep. 10, 2008 Page 688 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.3 Register Descriptions www..com The A/D converter has the following registers. Table 17.2 Register Configuration Register Name A/D control register_0 A/D status register_0 A/D start trigger select register_0 A/D analog input channel select register_0 A/D data register 0 A/D data register 1 A/D data register 2 A/D data register 3 A/D data register 4 A/D data register 5 A/D data register 6 A/D data register 7 A/D control register_1 A/D status register_1 A/D start trigger select register_1 A/D analog input channel select register_1 A/D data register 8 A/D data register 9 A/D data register 10 A/D data register 11 A/D data register 12 A/D data register 13 A/D data register 14 A/D data register 15 Abbreviation ADCR_0 ADSR_0 R/W R/W R/W Initial Value H'00 H'00 H'00 H'00 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'00 H'00 H'00 H'00 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 H'0000 Address H'FFFFD400 H'FFFFD402 H'FFFFD41C H'FFFFD420 H'FFFFD440 H'FFFFD442 H'FFFFD444 H'FFFFD446 H'FFFFD448 H'FFFFD44A H'FFFFD44C H'FFFFD44E H'FFFFD600 H'FFFFD602 H'FFFFD61C H'FFFFD620 H'FFFFD640 H'FFFFD642 H'FFFFD644 H'FFFFD646 H'FFFFD648 H'FFFFD64A H'FFFFD64C H'FFFFD64E Access Size 8 8 8 8 16 16 16 16 16 16 16 16 8 8 8 8 16 16 16 16 16 16 16 16 ADSTRGR_0 R/W ADANSR_0 ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADCR_1 ADSR_1 R/W R R R R R R R R R/W R/W ADSTRGR_1 R/W ADANSR_1 ADDR8 ADDR9 ADDR10 ADDR11 ADDR12 ADDR13 ADDR14 ADDR15 R/W R R R R R R R R Rev. 2.00 Sep. 10, 2008 Page 689 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.3.1 A/D Control Registers_0 and _1 (ADCR_0 and ADCR_1) www..com ADCRs are 8-bit readable/writable registers that select conversion mode for the A/D_0 and A/D_1. Bit: 7 ADST 6 ADCS 5 ACE 4 ADIE 3 - 2 - 1 0 TRGE EXTRG Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W Bit 7 Bit Name ADST Initial Value 0 R/W R/W Description A/D Start When this bit is cleared to 0, A/D conversion is stopped and the A/D converter enters the idle state. When this bit is set to 1, A/D conversion is started. In single-cycle scan mode, this bit is automatically cleared to 0 when A/D conversion ends on the selected single channel. In continuous scan mode, A/D conversion is continuously performed for the selected channels in sequence until this bit is cleared by software, a reset, software standby mode, or module standby mode. 6 ADCS 0 R/W A/D Continuous Scan Selects either a single-cycle or a continuous scan in scan mode. This bit is valid only when scan mode is selected. 0: Single-cycle scan 1: Continuous scan When changing the operating mode, first clear the ADST bit to 0. 5 ACE 0 R/W Automatic Clear Enable Enables or disables the automatic clearing of ADDR after ADDR is read by the CPU or DTC. When this bit is set to 1, ADDR is automatically cleared to H'0000 after the CPU or DTC reads ADDR. This function allows the detection of any renewal failures of ADDR. 0: Automatic clearing of ADDR after being read is disabled. 1: Automatic clearing of ADDR after being read is enabled. Rev. 2.00 Sep. 10, 2008 Page 690 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) Bit 4 Bit Name ADIE Initial Value 0 R/W R/W Description A/D Interrupt Enable www..com Enables or disables the generation of A/D conversion end interrupts (ADI_3 and ADI_4) to the CPU. Operating modes must be changed when the ADST bit is 0 to prevent incorrect operations. When A/D conversion ends and the ADF bit in ADSR is set to 1 and this bit is set to 1, ADI_3 or ADI_4 is sent to the CPU. By clearing the ADF bit or the ADIE bit to 0, ADI_3 and ADI_4 can be cleared. 0: Generation of A/D conversion end interrupt is disabled 1: Generation of A/D conversion end interrupt is enabled 3, 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 TRGE 0 R/W Trigger Enable Enables or disables A/D conversion start by the external trigger input (ADTRG) or A/D conversion start triggers from the MTU2 and MTU2S (TRGAN, TRG0N, TRG4AN, and TRG4BN from the MTU2 and TRGAN, TRG4AN, and TRG4BN from the MTU2S). For selection of the external trigger and A/D conversion start trigger from the MTU2 or MTU2S, see the description of the EXTRG bit. 0: A/D conversion start by the external trigger or an A/D conversion start trigger from the MTU or MTU2S is disabled 1: A/D conversion start by the external trigger or an A/D conversion start trigger from the MTU2 or MTU2S is enabled Rev. 2.00 Sep. 10, 2008 Page 691 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) Bit 0 Bit Name EXTRG Initial Value 0 R/W R/W Description Trigger Select www..com Selects the external trigger (ADTRG) or an A/D conversion start trigger from the MTU2 or MTU2S as an A/D conversion start trigger. When the external trigger is selected (EXTRG = 1), upon input of a low-level pulse to the ADTRG pin after the TRGE bit is set to 1, the A/D converter detects the falling edge of the pulse, and sets the ADST bit in ADCR to 1. The operation which is performed when 1 is written to the ADST bit by software is subsequently performed. A/D conversion start by the external trigger input is enabled only when the ADST bit is cleared to 0. When the external trigger is used as an A/D conversion start trigger, the low-level pulse input to the ADTRG pin must be at least 1.5 P clock cycles in width. 0: A/D converter is started by the A/D conversion start trigger from the MTU2 or MTU2S 1: A/D converter is started by the external pin (ADTRG) Rev. 2.00 Sep. 10, 2008 Page 692 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.3.2 A/D Status Registers_0 and _1 (ADSR_0 and ADSR_1) www..com ADSRs are 8-bit readable/writable registers that indicate the status of the A/D converter. Bit: 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 ADF Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/(W)* Note: * Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Do not overwrite this bit with 0 when the value of this bit is 0. Bit Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 7 to 1 0 ADF 0 R/(W)* A/D End Flag A status flag that indicates the completion of A/D conversion. [Setting condition] * When A/D conversion on all specified channels is completed in scan mode When 0 is written after reading ADF = 1 When the DTC is activated by an ADI interrupt and ADDR is read [Clearing conditions] * * Rev. 2.00 Sep. 10, 2008 Page 693 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.3.3 A/D Start Trigger Select Registers_0 and _1 (ADSTRGR_0 and ADSTRGR_1) www..com ADSTRGRs select an A/D conversion start trigger from the MTU2 or MTU2S. The A/D conversion start trigger is used as an A/D conversion start source when the TRGE bit in ADCR is set to 1 and the EXTRG bit in ADCR is set to 0. Bit: 7 - 6 STR6 5 STR5 4 STR4 3 STR3 2 STR2 1 STR1 0 STR0 Initial value: R/W: 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 6 STR6 0 R/W Start Trigger 6 Enables or disables the A/D conversion start request input from the MTU2S. 0: Disables the A/D conversion start by TRGAN trigger (MTU2S). 1: Enables the A/D conversion start by TRGAN trigger (MTU2S). 5 STR5 0 R/W Start Trigger 5 Enables or disables the A/D conversion start request input from the MTU2S. 0: Disables the A/D conversion start by TRG4AN trigger (MTU2S). 1: Enables the A/D conversion start by TRG4AN trigger (MTU2S). 4 STR4 0 R/W Start Trigger 4 Enables or disables the A/D conversion start request input from the MTU2S. 0: Disables the A/D conversion start by TRG4BN trigger (MTU2S). 1: Enables the A/D conversion start by TRG4BN trigger (MTU2S). Rev. 2.00 Sep. 10, 2008 Page 694 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) Bit 3 Bit Name STR3 Initial Value 0 R/W R/W Description Start Trigger 3 www..com Enables or disables the A/D conversion start request input from the MTU2. 0: Disables the A/D conversion start by TRG0N trigger (MTU2). 1: Enables the A/D conversion start by TRG0N trigger (MTU2). 2 STR2 0 R/W Start Trigger 2 Enables or disables the A/D conversion start request input from the MTU2. 0: Disables the A/D conversion start by TRGAN trigger (MTU2). 1: Enables the A/D conversion start by TRGAN trigger (MTU2). 1 STR1 0 R/W Start Trigger 1 Enables or disables the A/D conversion start request input from the MTU2. 0: Disables the A/D conversion start by TRG4AN trigger (MTU2). 1: Enables the A/D conversion start by TRG4AN trigger (MTU2). 0 STR0 0 R/W Start Trigger 0 Enables or disables the A/D conversion start request input from the MTU2. 0: Disables the A/D conversion start by TRG4BN trigger (MTU2). 1: Enables the A/D conversion start by TRG4BN trigger (MTU2). Rev. 2.00 Sep. 10, 2008 Page 695 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.3.4 A/D Analog Input Channel Select Registers_0 and _1 (ADANSR_0 and www..com ADANSR_1) ADANSRs are 8-bit readable/writable registers that select an analog input channel. Bit: 7 ANS7 6 ANS6 5 ANS5 4 ANS4 3 ANS3 2 ANS2 1 ANS1 0 ANS0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 6 5 4 3 2 1 0 Bit Name ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 ANS1 ANS0 Initial Value 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W Description Setting bits in the A/D analog input channel select register to 1 selects a channel that corresponds to a specified bit. For the correspondence between analog input pins and bits, see table 17.3. When changing the analog input channel, the ADST bit in ADCR must be cleared to 0 to prevent incorrect operations. Table 17.3 Channel Select List Analog Input Channels Bit Name ANS0 ANS1 ANS2 ANS3 ANS4 ANS5 ANS6 ANS7 A/D_0 AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 A/D_1 AN8 AN9 AN10 AN11 AN12 AN13 AN14 AN15 Rev. 2.00 Sep. 10, 2008 Page 696 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.3.5 A/D Data Registers 0 to 15 (ADDR0 to ADDR15) www..com ADDRs are 16-bit read-only registers. The conversion result for each analog input channel is stored in ADDR with the corresponding number. (See table 17.4.) The converted 12-bit data is stored in bits 11 to 0. The initial value of ADDR is H'0000. After ADDR is read, ADDR can be automatically cleared to H'0000 by setting the ACE bit in ADCR to 1. Bit: 15 - 14 - 13 - 12 - 11 10 9 8 7 6 5 4 3 2 1 0 ADD[11:0] Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Bit Bit Name Initial Value All 0 R/W R R Description Reserved 12-bit data 15 to 12 11 to 0 ADD[11:0] All 0 Table 17.4 Correspondence between Analog Channels and Registers (ADDR0 to ADDR15) A/D_0 Converter Analog Input Channels AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 A/D Data Registers ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 Analog Input Channels AN8 AN9 AN10 AN11 AN12 AN13 AN14 AN15 A/D_1 Converter A/D Data Registers ADDR8 ADDR9 ADDR10 ADDR11 ADDR12 ADDR13 ADDR14 ADDR15 Rev. 2.00 Sep. 10, 2008 Page 697 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.3.6 CPU Interface www..com Since the internal bus connected to the CPU is 16 bits wide, the upper and lower bytes of data can be read simultaneously. Peripheral modules 16 bits HPB bus 12-bit A/D RCAN-ET MTU2 MTU2S ........ INTC Figure 17.2 Interface Between CPU and 12-Bit A/D Converter Rev. 2.00 Sep. 10, 2008 Page 698 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.4 Operation www..com The A/D converter has two operating modes: single-cycle scan mode and continuous scan mode. In single-cycle scan mode, A/D conversion is performed once on one or more specified channels and then it ends. In continuous scan mode, the A/D conversion is performed sequentially on one or more specified channels until the ADST bit is cleared to 0. The ADCS bit in the A/D control register (ADCR) is used to select the operating mode. Setting the ADCS bit to 0 selects single-cycle scan mode and setting the ADCS bit to 1 selects continuous scan mode. In both modes, A/D conversion starts on the channel with the lowest number in the analog input channels selected by the A/D analog input channel select register (ADANSR). The A/D_0 performs conversions from AN0 to AN7 and A/D_1 from AN8 to AN15. In single-cycle scan mode, when one cycle of A/D conversion on all specified channels is completed, the ADF bit in ADSR is set to 1 and the ADST bit is automatically cleared to 0. In continuous scan mode, when conversion on all specified channels is completed, the ADF bit in ADSR is set to 1. To stop A/D conversion, write 0 to the ADST bit. When the ADF bit is set to 1, if the ADIE bit in ADCR is set to 1, an A/D conversion end interrupt (ADI) is generated. When clearing the ADF bit to 0, read the ADF bit while set to 1 and then write 0. However, when the DTC is activated by an ADI interrupt, the ADF bit is automatically cleared to 0. 17.4.1 Single-Cycle Scan Mode The following example shows the operation when analog input channels 0 to 3 (AN0 to AN3) are selected and the A/D_0 conversion is performed in single-cycle scan mode using four channels. This operation also applies to the A/D_1 conversion. 1. Set the ADCS bit in the A/D control register_0 (ADCR_0) to 0. 2. Set all bits ANS0 to ANS3 in the A/D analog input channel select register_0 (ADANSR_0) to 1. 3. Set the ADST bit in the A/D control register_0 (ADCR_0) to 1 to start A/D conversion. 4. After channels 0 to 2 (GrA) are sampled simultaneously, offset canceling processing (OFC) is performed. Then, A/D conversion is performed on channel 0. Upon completion of the A/D conversion, the A/D conversion result is transferred to ADDR0. Following this, channel 1 is converted. Upon completion of the conversion, the A/D conversion result is transferred to ADDR1. In the same way, channel 2 is converted and the A/D conversion result is transferred to ADDR2. A/D conversion of channel 3 is then started. Upon completion of the A/D conversion, the A/D conversion result is transferred to ADDR3. Rev. 2.00 Sep. 10, 2008 Page 699 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 5. When A/D conversion ends on all specified channels (AN0 to AN3), the ADF bit is set to 1, the ADST bit is automatically cleared to 0, and the A/D conversion ends. At this time, if the www..com ADIE bit is set to 1, an ADI_3 interrupt is generated after the A/D conversion. A/D conversion execution ADST set ADST automatically cleared ADST ADF Simultaneous sampling ADF cleared Waiting for conversion S Waiting for conversion S Waiting for conversion S Waiting for conversion OFC H AN0 A/D conversion Waiting for conversion Simultaneous sampling AN1 OFC H H A/D conversion Waiting for conversion Simultaneous sampling AN2 OFC H H A/D conversion Waiting for conversion AN3 OFC Waiting for conversion A/D conversion Waiting for conversion ADDR0 A/D conversion result (AN0) ADDR1 A/D conversion result (AN1) ADDR2 A/D conversion result (AN2) ADDR3 [Legend] OFC: Offset canceling processing S: Sampling H: Holding A/D conversion result (AN3) Figure 17.3 Example of A/D_0 Converter Operation (Single-Cycle Scan Mode) Rev. 2.00 Sep. 10, 2008 Page 700 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.4.2 Continuous Scan Mode www..com The following example shows the operation when analog input channels 0, 2, and 3 (AN0, AN2, AN3) are selected and the A/D_0 conversion is performed in continuous scan mode using the three channels. This operation also applies to the A/D_1 conversion. 1. Set the ADCS bit in the A/D control register_0 (ADCR_0) to 0. 2. Set all bits ANS0, ANS2, and ANS3 in the A/D analog input channel select register_0 (ADANSR_0) to 1. 3. Set the ADST bit in the A/D control register_0 (ADCR_0) to 1 to start A/D conversion. 4. Channels 0 and 2 (GrA) are sampled simultaneously. As the ANS1 bit in ADANSR_0 is set to 0, channel 1 is not sampled. After this, offset canceling processing (OFC) is performed. Then the A/D conversion on channel 0 is started. Upon completion of the A/D conversion, the A/D conversion result is transferred to ADDR0. In the same way, channel 2 is converted and the A/D conversion result is transferred to ADDR2. The A/D conversion is not performed on channel 1. 5. The A/D conversion of channel 3 is started. Upon completion of the A/D conversion, the A/D conversion result is transferred to ADDR3. 6. When the A/D conversion ends on all the specified channels (AN0 to AN3), the ADF bit is set to 1. At this time, if the ADIE bit is set to 1, an ADI_3 interrupt is generated after the A/D conversion. 7. Steps 4 to 6 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, the A/D conversion stops. After this, if the ADST bit is set to 1, the A/D conversion starts again and repeats steps 4 to 6. Rev. 2.00 Sep. 10, 2008 Page 701 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) A/D conversion execution ADST set ADST www..com ADST cleared* ADF cleared ADF AN0 Waiting for conversion S Waiting for conversion Waiting for conversion Simultaneous sampling OFC A/D Waiting for conversion H conversion (1) S Simultaneous sampling OFC A/D Waiting for conversion H conversion (2) Stop S Waiting for conversion AN1 OFC Waiting for conversion OFC Waiting for conversion Stop Waiting for conversion AN2 S OFC H H Waiting for A/D conversion conversion S OFC H H Waiting for A/D conversion conversion S (1) (2) Waiting for A/D conversion conversion AN3 Waiting for conversion OFC Waiting for conversion OFC Waiting for conversion A/D conversion Waiting for conversion (1) (2) ADDR0 A/D conversion result (AN0) (1) A/D conversion result (AN0) (2) ADDR1 ADDR2 A/D conversion result (AN2) (1) A/D conversion result (AN2) (2) ADDR3 A/D conversion result (AN3) (1) A/D conversion result (AN3) (2) [Legend] OFC: Offset canceling processing S: Sampling H: Holding Note: * Instruction execution by software Figure 17.4 Example of A/D_0 Converter Operation (Continuous Scan Mode) Rev. 2.00 Sep. 10, 2008 Page 702 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.4.3 Input Sampling and A/D Conversion Time www..com The A/D_0 has a built-in sample-and-hold circuit common to all the channels. Each of channels 0 to 2 of the A/D_0 has a dedicated built-in sample-and-hold circuit. Channels 0 to 2 can be simultaneously sampled as one group. This group is referred to as Group A (GrA) (in table 17.5). Even when only one channel is selected in the group by ADANSR, the sample-and-hold operation is performed with the dedicated sample-and-hold circuit. When only the channels without a dedicated sample-and-hold circuit are specified by ADANSR, the time that elapses is the same as when a dedicated sample-and-hold circuit is used. The above descriptions is the same with the A/D_1. When an event that sets the ADST bit writing to this bit by the CPU, A/D converter activation request from the MTU2, the MTU2S, and an external trigger signal occurs, the analog input is sampled by the dedicated sample-and-hold circuit for each channel after the A/D conversion start delay time (tD) has passed and the offset canceling processing (OFC) is performed. After this, the sampling of the analog input using the sample-and-hold circuit common to all the channels is performed and then the A/D conversion is started. Figure 17.5 shows the A/D conversion timing in this case. This A/D conversion time (tCONV) includes the tD, the offset canceling processing time (tOFC), the analog input sampling time with a dedicated sample-and-hold circuit for each channel (tSPLSH), and the analog input sampling time with the sample-and-hold circuit common to all the channels (tSPL). The tSPLSH does not depend on the number of channels simultaneously sampled. In continuous scan mode, the A/D conversion time (tCONV) given in table 17.6 applies to the conversion time of the first cycle. The conversion time of the second and subsequent cycles is expressed as (tCONV - tD + 6). Rev. 2.00 Sep. 10, 2008 Page 703 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) Table 17.5 Correspondence between Analog Input Channels and Groups being Allowed Simultaneous Sampling www..com A/D_0 Converter Analog Input Channels AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 Group GrA Analog Input Channels AN8 AN9 AN10 AN11 AN12 AN13 AN14 AN15 A/D_1 Converter Group GrB Table 17.6 A/D Conversion Time Number of Required States Item A/D conversion start delay time Analog input sampling time of dedicated sample-and-hold circuit for GrA and GrB Offset canceling processing time Analog input sampling time of sampleand-hold circuit common to all channels A/D conversion time Symbol tD tSPLSH tOFC tSPL tCONV Min. 11* 50n + 95*3 1 Typ. 30 50 20 Max. 15*2 50n + 99*3 Notes: 1. A/D converter activation by the MTU2 or MTU2S trigger signal. 2. A/D converter activation by an external trigger signal. 3. n: number of A/D conversion channels (n = 1 to 8) Rev. 2.00 Sep. 10, 2008 Page 704 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) TRGAN (MTU2, MTU2S trigger signal) www..com ADST A/D conversion time (tCONV) tD Sampling and hold time (tSPLSH) tOFC Sampling and hold time (tSPL) A/D converter Waiting Sampleand-hold*1 OFC SampleA/D conversion and-hold*2 Waiting ADDR ADF End of A/D conversion Notes: 1. Sample-and-hold circuit for GrA and GrB 2. Sample-and-hold circuit common to all channels Conversion time per channel 50 states P = 32 MHz: 1.56 s P = 40MHz: 1.25 s Figure 17.5 A/D Conversion Timing (Single-Cycle Scan Mode) 17.4.4 A/D Converter Activation by MTU2 and MTU2S A/D conversion is activated by the A/D conversion start triggers (TRGAN, TRG0N, TRG4N, and TRG4BN) from the MTU2 and A/D conversion start triggers (TRGAN, TRG4AN, and TRG4BN) from the MTU2S. To enable this function, set the TRGE bit in ADCR to 1 and clear the EXTRG bit to 0. After this setting is made, if an A/D conversion start trigger from the MTU2 or MTU2S is generated, the ADST bit is set to 1. The timing between the setting of the ADST bit and the start of the A/D conversion is the same for all A/D conversion activation soures. The A/D conversion start trigger must be input after ADCR, ADSTRGR, and ADANSR registers have been set. Rev. 2.00 Sep. 10, 2008 Page 705 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.4.5 External Trigger Input Timing www..com The A/D conversion can be externally triggered. To input an external trigger, set the pin function controller (PFC) to select ADTRG pin function and drive the ADTRG pin low when a high level is input to the ADTRG pin with the TRGE and EXTRG bits in ADCR are both set to 1. A falling edge of the ADTRG pin sets the ADST bit in ADCR to 1, starting the A/D conversion. Other operations are conducted in the same way for all A/D conversion activation soures. Figure 17.6 shows the timing. The ADST bit is set to 1 after 5 states has elapsed from the point at which the A/D converter detects a falling edge on the ADTRG pin. A low level input to the ADTRG pin must be made after the ADCR, ADSTRGR, and ADANSR registers have been set. P ADTRG External trigger signal ADST A/D conversion Figure 17.6 External Trigger Input Timing 17.4.6 Example of ADDR Auto-Clear Function When the A/D data register (ADDR) is read by the CPU or DTC, ADDR can be automatically cleared to H'0000 by setting the ACE bit in ADCR to 1. This function allows the detection of an ADDR renewal failure. Figure 17.7 shows an example of when the auto-clear function of ADDR is disabled (normal state) and enabled. Rev. 2.00 Sep. 10, 2008 Page 706 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) When the ACE bit is 0 (initial value) and the A/D conversion result (H'0222) is not written to ADDR for some reason, the old data (H'0111) becomes the ADDR value. In addition, when the www..com ADDR value is read into a general register using an A/D conversion end interrupt, the old data (H'0111) is stored in the general register. To detect a renewal failure, every time the old data needs to be stored in the RAM, a general register, etc. When the ACE bit is 1, reading ADDR = H'0111 by the CPU or DTC automatically clears ADDR to H'0000. After this, if the A/D conversion result (H'0222) cannot be transferred to ADDR for some reason, the cleared data (H'0000) remains as the ADDR value. When this ADDR value is read into a general register, H'0000 is stored in the general register. Just by checking whether the read data value is H'0000 or not allows the detection of an ADDR renewal failure. * ACE bit = 0 (Normal condition: Auto-clear function is disabled.) A/D conversion result A/D data register (ADDR) H'0111 H'0222 H'0333 ADDR renewal failure H'0111 H'0444 H'0333 A/D conversion end interrupt Read RAM, general register etc. Read H'0111 Read H'0333 Because ADDR is not renewed, old data is used. However, it is impossible to know that the data is old or not. * ACE bit = 1 (Auto-clear function is enabled.) A/D conversion result A/D data register (ADDR) H'0111 H'0222 H'0333 ADDR renewal failure H'0444 H'0111 H'0000 Automatic clearing after read H'0333 H'0000 A/D conversion end interrupt Automatic clearing after read Automatic clearing after read Read RAM, general register etc. H'0111 Read H'0000 Read H'0333 When H'0000 is read, a failure is detected by software. Figure 17.7 Example of When ADDR Auto-clear Function is Disabled (Normal Condition)/Enabled Rev. 2.00 Sep. 10, 2008 Page 707 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.5 Interrupt Sources and DTC Transfer Requests www..com The A/D converter generates A/D conversion end interrupts (ADI_3 and ADI_4). An ADI_3 interrupt generation is enabled when the ADIE bit in ADCR_0 is set to 1. An ADI_4 interrupt generation is enabled when the ADIE bit in ADCR_1 is set to 1. On the other hand, an ADI_3 interrupt generation is disabled when the ADIE bit in ADCR_0 is cleared to 0, and an ADI_4 interrupt generation is disabled when the ADIE bit in ADCR_1 is cleared to 0. The data transfer controller (DTC) can be activated by the DTC setting when an ADI_3 or ADI_4 interrupt is generated. When the DTC is activated by an ADI_3 or an ADI_4 interrupt, the ADF bit in ADSR_0 and ADSR_1 is automatically cleared. Rev. 2.00 Sep. 10, 2008 Page 708 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.6 Definitions of A/D Conversion Accuracy www..com This LSI's A/D conversion accuracy definitions are given below. * Resolution The number of A/D converter digital conversion output codes * Offset error The deviation of the actual A/D conversion characteristic from the ideal A/D conversion characteristic when the digital output value changes from the minimum voltage value (zero voltage) B'000000000000 to B'000000000001. Does not include a quantization error (see figure 17.8). * Full-scale error The deviation of the actual A/D conversion characteristic from the ideal A/D conversion characteristic when the digital output value changes from B'111111111110 to the maximum voltage value (full-scale voltage) B'111111111111. Does not include a quantization error (see figure 17.8). * Quantization error The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 17.8). * Nonlinearity error The deviation of the actual A/D conversion characteristic from the ideal A/D conversion characteristic between zero voltage and full-scale voltage. Does not include offset error, fullscale error, or quantization error (see figure 17.8). * Absolute accuracy The deviation between the digital value and the analog input value. Includes offset error, fullscale error, quantization error, and nonlinearity error. Rev. 2.00 Sep. 10, 2008 Page 709 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) Digital output Ideal A/D conversion characteristic Digital output Full-scale error 111 110 101 100 011 010 001 000 0 www..com Ideal A/D conversion characteristic Nonlinearity error Quantization error Actual A/D conversion characteristic 1/8 2/8 3/8 4/8 5/8 6/8 7/8 FS Analog Offset error input voltage FS Analog input voltage [Legend] FS: Full-scale Figure 17.8 Definitions of A/D Conversion Accuracy Rev. 2.00 Sep. 10, 2008 Page 710 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.7 17.7.1 Usage Notes www..com Analog Input Voltage Range The voltage applied to analog input pin (ANn) during A/D conversion should be in the range AVrefl ANn (n = 0 to 15) AVrefh. 17.7.2 Relationship between AVcc, AVss and Vcc, Vss When using the A/D converter, set AVcc = 5.0 V 0.5 V and AVss = Vss. When the A/D converter is not used, set AVss = Vss, and do not leave the AVcc pin open. 17.7.3 Range of AVrefh and AVrefl Pin Settings When using the A/D converter, set AVrefh = 4.5 to AVcc. When the A/D converter is not used, set AVrefh AVcc. If these conditions are not met, the reliability of the LSI may be adversely affected. For AVrefl, set AVrefl = AVss = Vss. 17.7.4 Notes on Board Design In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and the layout in which the digital circuit signal lines and analog circuit signal lines cross or are in close proximity to each other should be avoided as much as possible. Failure to do so may result in the incorrect operation of the analog circuitry due to inductance, adversely affecting the A/D conversion values. Also, digital circuitry must be isolated from the analog input signals (AN0 to AN15), analog reference power supply (AVrefh and AVrefl), the analog power supply (AVcc), and the analog ground (AVss). Also, AVss should be connected at one point to a stable digital ground (Vss) on the board. Rev. 2.00 Sep. 10, 2008 Page 711 of 1130 REJ09B0402-0200 Section 17 A/D Converter (ADC) 17.7.5 Notes on Noise Countermeasures www..com To prevent damage due to an abnormal voltage, such as an excessive surge at the analog input pins (AN0 to AN15) and analog reference power supply (AVrefh, AVrefl), a protection circuit should be connected between the AVcc and AVss, as shown in figure 17.9. Also, the bypass capacitors connected to AVrefh and AVrefl and the filter capacitor connected to ANn should be connected to the AVss. If a filter capacitor is connected as shown in figure 17.9, the input currents at the analog input pin (ANn) are averaged, and an error may occur. Careful consideration is therefore required when deciding the circuit constants. 4.5 V to 5.5 V AVcc 0.0 V 10 F 0.1 F AVss AVrefh 0.1 F AVrefl Analog input pin AN0 to AN7 3 k Analog input pin 3 k 0.1 F AN8 to AN15 0.1 F This LSI Figure 17.9 Example of Analog Input Pin Protection Circuit 17.7.6 Notes on Register Setting * Set the ADST bit in the A/D control register (ADCR) after the A/D start trigger select register (ADSTRGR) and the A/D analog input channel select register (ADANSR) have been set. Do not modify the settings of the ADCS, ACE, ADIE, TRGE, and EXTRG bits while the ADST bit in the ADCR register is set to 1. * Do not start the A/D conversion when the ANS bits (ANS[7:0]) in the A/D analog input channel select register (ADANSR) are all 0. Rev. 2.00 Sep. 10, 2008 Page 712 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) Section 18 Compare Match Timer (CMT) www..com This LSI has an on-chip compare match timer (CMT) consisting of a 2-channel 16-bit timer. The CMT has a16-bit counter, and can generate interrupts at set intervals. 18.1 Features * Selection of four counter input clocks Any of four internal clocks (P/8, P/32, P/128, and P/512) can be selected independently for each channel. * Interrupt request on compare match * Module standby mode can be set. Figure 18.1 shows a block diagram of CMT. P/32 P/512 P/128 P/32 P/512 P/128 CMI0 P/8 CMI1 P/8 Control circuit Clock selection Control circuit Clock selection Comparator Comparator CMCOR_0 CMCOR_1 CMCSR_0 CMCSR_1 CMCNT_0 Channel 0 Module bus CMCNT_1 CMSTR Channel 1 Bus interface CMT [Legend] CMSTR: CMCSR: CMCOR: CMCNT: CMI: Internal bus Compare match timer start register Compare match timer control/status register Compare match timer constant register Compare match counter Compare match interrupt Figure 18.1 Block Diagram of CMT TIMCMT3A_000020030900 Rev. 2.00 Sep. 10, 2008 Page 713 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) 18.2 Register Descriptions www..com The CMT has the following registers. For details on register addresses and register states during each processing, refer to section 25, List of Registers. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name. Table 18.1 Register Configuration Register Name Compare match timer start register Compare match timer control/status register_1 Compare match counter_0 Compare match constant register_0 Compare match timer control/status register_0 Compare match counter_1 Compare match constant register_1 Abbreviation CMSTR CMCSR_0 CMCNT_0 CMCOR_0 CMCSR_1 CMCNT_1 CMCOR_1 R/W R/W R/W R/W R/W R/W R/W R/W Initial Value H'0000 H'0000 H'0000 H'FFFF H'0000 H'0000 H'FFFF Address H'FFFFCE00 H'FFFFCE02 H'FFFFCE04 H'FFFFCE06 H'FFFFCE08 H'FFFFCE0A H'FFFFCE0C Access Size 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 Rev. 2.00 Sep. 10, 2008 Page 714 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) 18.2.1 Compare Match Timer Start Register (CMSTR) www..com CMSTR is a 16-bit register that selects whether compare match counter (CMCNT) operates or is stopped. Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 - 4 - 3 - 2 - 1 STR1 0 STR0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W Bit 15 to 2 Bit Name Initial value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 1 STR1 0 R/W Count Start 1 Specifies whether compare match counter 1 operates or is stopped. 0: CMCNT_1 count is stopped 1: CMCNT_1 count is started 0 STR0 0 R/W Count Start 0 Specifies whether compare match counter 0 operates or is stopped. 0: CMCNT_0 count is stopped 1: CMCNT_0 count is started 18.2.2 Compare Match Timer Control/Status Register (CMCSR) CMCSR is a 16-bit register that indicates compare match generation, enables interrupts and selects the counter input clock. Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 CMF 6 CMIE 5 - 4 - 3 - 2 - 1 0 CKS[1:0] Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 0 (R/W)*1 R/W 0 R 0 R 0 R 0 R 0 R/W 0 R/W Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. Rev. 2.00 Sep. 10, 2008 Page 715 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) Bit 15 to 8 Bit Name Initial value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. 7 CMF 0 (R/W)*1 Compare Match Flag Indicates whether or not the values of CMCNT and CMCOR match. 0: CMCNT and CMCOR values do not match [Clearing conditions] * * When 0 is written to this bit after reading CMF=1* 2 When CMT registers are accessed when the value of the DISEL bit of MRB in the DTC is 0 after activating the DTC by CMI interrupts. [Setting condition] 1: CMCNT and CMCOR values match 6 CMIE 0 R/W Compare Match Interrupt Enable Enables or disables compare match interrupt (CMI) generation when CMCNT and CMCOR values match (CMF=1). 0: Compare match interrupt (CMI) disabled 1: Compare match interrupt (CMI) enabled 5 to 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 CKS[1:0] 00 R/W Clock Select 1 and 0 Select the clock to be input to CMCNT from four internal clocks obtained by dividing the peripheral operating clock (P). When the STR bit in CMSTR is set to 1, CMCNT starts counting on the clock selected with bits CKS1 and CKS0. 00: P/8 01: P/32 10: P/128 11: P/512 Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way. 2. If the flag is set by another compare match before writing 0 to the bit after reading it as 1, the flag will not be cleared by writing 0 to it once. In this case, read the bit as 1 again and write 0 to it. Rev. 2.00 Sep. 10, 2008 Page 716 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) 18.2.3 Compare Match Counter (CMCNT) www..com CMCNT is a 16-bit register used as an up-counter. When the counter input clock is selected with bits CKS1 and CKS0 in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts counting using the selected clock. When the value in CMCNT and the value in compare match constant register (CMCOR) match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. The initial value of CMCNT is H'0000. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 18.2.4 Compare Match Constant Register (CMCOR) CMCOR is a 16-bit register that sets the interval up to a compare match with CMCNT. The initial value of CMCOR is H'FFFF. Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value: 1 R/W: R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W Rev. 2.00 Sep. 10, 2008 Page 717 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) 18.3 18.3.1 Operation www..com Interval Count Operation When an internal clock is selected with bits CKS1 and CKS0 in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and CMCOR match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. When the CMIE bit in CMCSR is set to 1, a compare match interrupt (CMI) is requested. CMCNT then starts counting up again from H'0000. Figure 18.2 shows the operation of the compare match counter. CMCNT value Counter cleared by compare match with CMCOR CMCOR H'0000 Time Figure 18.2 Counter Operation 18.3.2 CMCNT Count Timing One of four internal clocks (P/8, P/32, P/128, and P/512) obtained by dividing the P clock can be selected with bits CKS1 and CKS0 in CMCSR. Figure 18.3 shows the timing. Peripheral operating clock (P) Nth clock N (N + 1)th clock N+1 Count clock CMCNT Figure 18.3 Count Timing Rev. 2.00 Sep. 10, 2008 Page 718 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) 18.4 18.4.1 Interrupts www..com CMT Interrupt Sources and DTC Activation The CMT has channels and each of them to which a different vector address is allocated has compare match interrupt. When both the interrupt request flag (CMF) and interrupt enable bit (CMIE) are set to 1, the corresponding interrupt request is output. When the interrupt is used to activate a CPU interrupt, the priority of channels can be changed by the interrupt controller settings. For details, see section 6, Interrupt Controller (INTC). The data transfer controller (DTC) can be activated by an interrupt request. In this case, the priority between channels is fixed. See section 8, Data Transfer Controller (DTC), for details. 18.4.2 Timing of Setting Compare Match Flag When CMCOR and CMCNT match, a compare match signal is generated and the CMF bit in CMCSR is set to 1. The compare match signal is generated in the last cycle in which the values match (when the CMCNT value is updated to H'0000). That is, after a match between CMCOR and CMCNT, the compare match signal is not generated until the next CMCNT counter clock input. Figure 18.4 shows the timing of CMF bit setting. Peripheral operating clock (P) Counter clock (N + 1)th clock CMCNT N 0 CMCOR N Compare match signal Figure 18.4 Timing of CMF Setting 18.4.3 Timing of Clearing Compare Match Flag The CMF bit in CMCSR is cleared by reading 1 from this bit, then writing 0. Rev. 2.00 Sep. 10, 2008 Page 719 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) 18.5 18.5.1 Usage Notes www..com Module Standby Mode Setting The CMT operation can be disabled or enabled using the standby control register. The initial setting is for CMT operation to be halted. Access to a register is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes. 18.5.2 Conflict between Write and Compare-Match Processes of CMCNT When the compare match signal is generated in the T2 cycle while writing to CMCNT, clearing CMCNT has priority over writing to it. In this case, CMCNT is not written to. Figure 18.5 shows the timing to clear the CMCNT counter. CMCSR write cycle T1 Peripheral operating clock (P) T2 Address CMCNT Internal write Counter clear CMCNT N H'0000 Figure 18.5 Conflict between Write and Compare-Match Processes of CMCNT Rev. 2.00 Sep. 10, 2008 Page 720 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) 18.5.3 Conflict between Word-Write and Count-Up Processes of CMCNT www..com Even when the count-up occurs in the T2 cycle while writing to CMCNT in words, the writing has priority over the count-up. In this case, the count-up is not performed. Figure 18.6 shows the timing to write to CMCNT in words. CMCSR write cycle T1 Peripheral operating clock (P) T2 Address CMCNT Internal write CMCNT count-up enable CMCNT N M (CMCNT write data) Figure 18.6 Conflict between Word-Write and Count-Up Processes of CMCNT Rev. 2.00 Sep. 10, 2008 Page 721 of 1130 REJ09B0402-0200 Section 18 Compare Match Timer (CMT) 18.5.4 Conflict between Byte-Write and Count-Up Processes of CMCNT www..com Even when the count-up occurs in the T2 cycle while writing to CMCNT in bytes, the byte-writing has priority over the count-up. In this case, the count-up is not performed. The byte data on another side, which is not written to, is also not counted and the previous contents remain. Figure 18.7 shows the timing when the count-up occurs in the T2 cycle while writing to CMCNT in bytes. CMCSR write cycle T1 Peripheral operating clock (P) T2 Address CMCNTH Internal write CMCNT count-up enable CMCNTH N M (CMCNT write data) CMCNTL X X Figure 18.7 Conflict between Byte-Write and Count-Up Processes of CMCNT 18.5.5 Compare Match between CMCNT and CMCOR Do not set the same value in CMCNT and CMCOR while CMCNT is not counting. If set, the CMF bit in CMCSR is set to 1 and CMCNT is cleared to H'0000. Rev. 2.00 Sep. 10, 2008 Page 722 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Section 19 Controller Area Network (RCAN-ET) www..com 19.1 19.1.1 Summary Overview This document primarily describes the programming interface for the RCAN-ET module. It serves to facilitate the hardware/software interface so that engineers involved in the RCAN-ET implementation can ensure the design is successful. 19.1.2 Scope The CAN Data Link Controller function is not described in this document. It is the responsibility of the reader to investigate the CAN Specification Document (see references). The interfaces from the CAN Controller are described, in so far as they pertain to the connection with the User Interface. The programming model is described in some detail. It is not the intention of this document to describe the implementation of the programming interface, but to simply present the interface to the underlying CAN functionality. The document places no constraints upon the implementation of the RCAN-ET module in terms of process, packaging or power supply criteria. These issues are resolved where appropriate in implementation specifications. 19.1.3 Audience In particular this document provides the design reference for software authors who are responsible for creating a CAN application using this module. In the creation of the RCAN-ET user interface LSI engineers must use this document to understand the hardware requirements. Rev. 2.00 Sep. 10, 2008 Page 723 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.1.4 1. 2. 3. 4. References www..com CAN Licence Specification, Robert Bosch GmbH, 1992 CAN Specification Version 2.0 part A, Robert Bosch GmbH, 1991 CAN Specification Version 2.0 part B, Robert Bosch GmbH, 1991 Implementation Guide for the CAN Protocol, CAN Specification 2.0 Addendum, CAN In Automation, Erlangen, Germany, 1997 5. Road vehicles - Controller area network (CAN): Part 1: Data link layer and physical signalling (ISO-11898-1, 2003) 19.1.5 * * * * * * * * * * * * Features supports CAN specification 2.0B Bit timing compliant with ISO-11898-1 16 Mailbox version Clock 16 to 40MHz 15 programmable Mailboxes for transmit / receive + 1 receive-only mailbox sleep mode for low power consumption and automatic recovery from sleep mode by detecting CAN bus activity programmable receive filter mask (standard and extended identifier) supported by all Mailboxes programmable CAN data rate up to 1MBit/s transmit message queuing with internal priority sorting mechanism against the problem of priority inversion for real-time applications data buffer access without SW handshake requirement in reception flexible micro-controller interface flexible interrupt structure Rev. 2.00 Sep. 10, 2008 Page 724 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.2 Architecture www..com The RCAN-ET device offers a flexible and sophisticated way to organise and control CAN frames, providing the compliance to CAN2.0B Active and ISO-11898-1. The module is formed from 5 different functional entities. These are the Micro Processor Interface (MPI), Mailbox, Mailbox Control and CAN Interface. The figure below shows the block diagram of the RCAN-ET Module. The bus interface timing is designed according to the peripheral bus I/F required for each product. CRx0 CAN Interface REC Can Core TEC CTx0 BCR Transmit Buffer Receive Buffer Control Signals Status Signals clkp preset_n pms_can_n p_read_n p_write_n psize_n pwait_can_n pa pd IrQs scan_mode Micro Processor Interface TXPR TXCR TXACK ABACK RFPR UMSR MCR GSR IRR IMR RXPR 32-bit internal Bus System MBIMR Mailbox Control 16-bit peripheral bus Mailbox0 Mailbox1 Mailbox2 Mailbox3 Mailbox4 Mailbox5 Mailbox6 Mailbox7 Mailbox8 Mailbox9 Mailbox10 Mailbox11 Mailbox12 Mailbox13 Mailbox14 Mailbox15 control0 LAFM DATA Mailbox 0 - 15 (RAM) Mailbox0 Mailbox1 Mailbox2 Mailbox3 Mailbox4 Mailbox5 Mailbox6 Mailbox7 Mailbox8 Mailbox9 Mailbox10 Mailbox11 Mailbox12 Mailbox13 Mailbox14 Mailbox15 control1 Mailbox 0 - 15 (register) Figure 19.1 RCAN-ET Architecture Rev. 2.00 Sep. 10, 2008 Page 725 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Important: Although core of RCAN-ET is designed based on a 32-bit bus system, the whole RCAN-ET including MPI for the CPU has 16-bit bus interface to CPU. In that case, LongWord www..com (32-bit) access must be implemented as 2 consecutive word (16-bit) accesses. In this manual, LongWord access means the two consecutive accesses. * Micro Processor Interface (MPI) The MPI allows communication between the Renesas CPU and RCAN-ET's registers/mailboxes to control the memory interface. It also contains the Wakeup Control logic that detects the CAN bus activities and notifies the MPI and the other parts of RCAN-ET so that the RCAN-ET can automatically exit the Sleep mode. It contains registers such as MCR, IRR, GSR and IMR. * Mailbox The Mailboxes consists of RAM configured as message buffers and registers. There are 16 Mailboxes, and each mailbox has the following information. Rev. 2.00 Sep. 10, 2008 Page 726 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) * CAN Interface This block conforms to the requirements for a CAN Bus Data Link Controller which is www..com specified in Ref. [2, 4]. It fulfils all the functions of a standard DLC as specified by the OSI 7 Layer Reference model. This functional entity also provides the registers and the logic which are specific to a given CAN bus, which includes the Receive Error Counter, Transmit Error Counter, the Bit Configuration Registers and various useful Test Modes. This block also contains functional entities to hold the data received and the data to be transmitted for the CAN Data Link Controller. Rev. 2.00 Sep. 10, 2008 Page 727 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.3 Programming Model - Overview www..com The purpose of this programming interface is to allow convenient, effective access to the CAN bus for efficient message transfer. Please bear in mind that the user manual reports all settings allowed by the RCAN-ET IP. Different use of RCAN-ET is not allowed. 19.3.1 Memory Map The diagram of the memory map is shown below. Bit 15 Bit 0 Master Control Register (MCR) General Status Register(GSR) Bit Configuration Register 1 (BCR1) Bit Configuration Register 0 (BCR0) Interrupt Request Register (IRR) Interrupt Mask Register (IMR) Transmit Error Counter (TEC) Receive Error Counter (REC) Bit 15 Bit 0 H'000 H'002 H'004 H'006 H'008 H'00A H'00C H'0A0 H'0A4 H'100 H'020 H'022 Transmit Pending Register (TXPR1) Transmit Pending Register (TXPR0) Mailbox-0 Control 0 (STDID, EXTID, RTR, IDE) LAFM H'104 H'108 H'02A Transmit Cancel Register (TXCR0) 0 2 Mailbox 0 Data (8 bytes) 1 3 5 7 H'10A H'10C 4 6 H'032 Transmit Acknowledge Register (TXACK0) H'10E H'110 Mailbox-0 Control 1 (NMC, MBC, DLC) H'03A Abort Acknowledge Register (ABACK0) H'120 H'042 Receive Pending Register (RXPR0) Mailbox-1 Control/LAFM/Data etc. H'140 H'04A Mailbox-2 Control/LAFM/Data etc. Remote Frame Pending Register (RFPR0) H'160 Mailbox-3 Control/LAFM/Data etc. H'052 Mailbox Interrupt Mask Register (MBIMR0) H'05A Unread Message Status Register (UMSR0) H'2E0 Mailbox-15 Control/LAFM/Data etc. Figure 19.2 RCAN-ET Memory Map The locations not used (between H'000 and H'2F2) are reserved and cannot be accessed. Rev. 2.00 Sep. 10, 2008 Page 728 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.3.2 Mailbox Structure www..com Mailboxes play a role as message buffers to transmit / receive CAN frames. Each Mailbox is comprised of 3 identical storage fields that are 1): Message Control, 2): Local Acceptance Filter Mask, 3): Message Data. The following table shows the address map for the control, LAFM, data and addresses for each mailbox. Address Control0 Mailbox 0 (Receive Only) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 4 bytes 100 - 103 120 - 123 140 - 143 160 - 163 180 - 183 1A0 - 1A3 1C0 - 1C3 1E0 - 1E3 200 - 203 220 - 223 240 - 243 260 - 263 280 - 283 2A0 - 2A3 2C0 - 2C3 2E0 - 2E3 LAFM 4 bytes 104- 107 124 - 127 144 - 147 164 - 167 184 - 187 1A4 - 1A7 1C4 - 1C7 1E4 - 1E7 204 - 207 224 - 227 244 - 247 264 - 267 284 - 287 2A4 - 2A7 2C4 - 2C7 2E4 - 2E7 Data 8 bytes 108 - 10F 128 - 12F 148 - 14F 168 - 16F 188 - 18F 1A8 - 1AF 1C8 - 1CF 1E8 - 1EF 208 - 20F 228 - 22F 248 - 24F 268 - 26F 288 - 28F 2A8 - 2AF 2C8 - 2CF 2E8 - 2EF Control1 2 bytes 110 - 111 130 - 131 150 - 151 170 - 171 190 - 191 1B0 - 1B1 1D0 - 1D1 1F0 - 1F1 210 - 211 230 - 231 250 - 251 270 - 271 290 - 291 2B0 - 2B1 2D0 - 2D1 2F0 - 2F1 Mailbox-0 is a receive-only box, and all the other Mailboxes can operate as both receive and transmit boxes, dependant upon the MBC (Mailbox Configuration) bits in the Message Control. The following diagram shows the structure of a Mailbox in detail. Rev. 2.00 Sep. 10, 2008 Page 729 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Table 19.1 Roles of Mailboxes Tx MB15-1 MB0 OK Rx OK OK www..com MB0 (reception MB) Address 15 H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'10A + N*32 H'10C + N*32 H'10E + N*32 H'110 + N*32 IDE_ LAFM Byte: 8-bit access, Word: 16-bit access, LW (LongWord): 32-bit access Data Bus 14 RTR 13 0 12 11 10 9 8 7 6 5 4 3 2 1 0 Access Size Field Name IDE STDID[10:0] EXTID[15:0] EXTID[17:16] Word/LW Word Control 0 0 0 STDID_LAFM[10:0] EXTID_LAFM[15:0] EXTID_ LAFM[17:16] Word/LW Word LAFM MSG_DATA_0 (first Rx/Tx Byte) MSG_DATA_2 MSG_DATA_4 MSG_DATA_6 MSG_DATA_1 MSG_DATA_3 MSG_DATA_5 MSG_DATA_7 Byte/Word/LW Byte/Word Byte/Word/LW Byte/Word Data 0 0 NMC 0 0 MBC[2:0] 0 0 0 0 DLC[3:0] Byte/Word Control 1 MBC[1] is fixed to "1" MB15-1 (MB for transmission/reception) Address 15 H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'10A + N*32 H'10C + N*32 H'10E + N*32 H'110 + N*32 0 0 MSG_DATA_0 (first Rx/Tx Byte) MSG_DATA_2 MSG_DATA_4 MSG_DATA_6 NMC ATX DART MBC[2:0] 0 0 0 IDE_ LAFM Data Bus 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Access Size Field Name IDE RTR 0 STDID[10:0] EXTID[15:0] EXTID[17:16] Word/LW Control 0 Word EXTID_ LAFM[17:16] 0 0 STDID_LAFM[10:0] EXTID_LAFM[15:0] Word/LW LAFM Word Byte/Word/LW MSG_DATA_1 MSG_DATA_3 MSG_DATA_5 MSG_DATA_7 0 DLC[3:0] Data Byte/Word Byte/Word/LW Byte/Word Byte/Word Control 1 Figure 19.3 Mailbox-N Structure Notes: 1. All bits shadowed in grey are reserved and must be written LOW. The value returned by a read may not always be `0' and should not be relied upon. 2. ATX and DART are not supported by Mailbox-0, and the MBC setting of Mailbox-0 is limited. 3. ID Reorder (MCR15) can change the order of STDID, RTR, IDE and EXTID of both message control and LAFM. Rev. 2.00 Sep. 10, 2008 Page 730 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (1) Message Control Field www..com STDID[10:0]: These bits set the identifier (standard identifier) of data frames and remote frames. EXTID[17:0]: These bits set the identifier (extended identifier) of data frames and remote frames. RTR (Remote Transmission Request bit) : Used to distinguish between data frames and remote frames. This bit is overwritten by received CAN Frames depending on Data Frames or Remote Frames. Important: Please note that, when ATX bit is set with the setting MBC=001(bin), the RTR bit will never be set. When a Remote Frame is received, the CPU can be notified by the corresponding RFPR set or IRR[2] (Remote Frame Request Interrupt), however, as RCAN-ET needs to transmit the current message as a Data Frame, the RTR bit remains unchanged. Important: In order to support automatic answer to remote frame when MBC=001(bin) is used and ATX=1 the RTR flag must be programmed to zero to allow data frame to be transmitted. Note: when a Mailbox is configured to send a remote frame request the DLC used for transmission is the one stored into the Mailbox. RTR 0 1 Description Data frame Remote frame IDE (Identifier Extension bit) : Used to distinguish between the standard format and extended format of CAN data frames and remote frames. IDE 0 1 Description Standard format Extended format Rev. 2.00 Sep. 10, 2008 Page 731 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) * Mailbox-0 Bit: 15 0 14 0 13 NMC 12 0 11 0 10 9 MBC[2:0] 8 7 0 6 0 5 www..com 4 3 2 1 0 0 DLC[3:0] 0 Initial value: 0 R/W: R 0 R 0 R/W 0 R 0 R 1 R/W 1 R/W 1 R/W 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W Note: MBC[1] of MB0 is always "1". * Mailbox-15 to 1 Bit: 15 0 14 0 13 NMC 12 ATX 11 DART 10 9 MBC[2:0] 8 7 0 6 0 5 0 4 0 3 2 1 0 DLC[3:0] Initial value: 0 R/W: R 0 R 0 R/W 0 R/W 0 R/W 1 R/W 1 R/W 1 R/W 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W NMC (New Message Control): When this bit is set to '0', the Mailbox of which the RXPR or RFPR bit is already set does not store the new message but maintains the old one and sets the UMSR correspondent bit. When this bit is set to '1', the Mailbox of which the RXPR or RFPR bit is already set overwrites with the new message and sets the UMSR correspondent bit. Important: Please note that if a remote frame is overwritten with a data frame or vice versa could be that both RXPR and RFPR flags (together with UMSR) are set for the same Mailbox. In this case the RTR bit within the Mailbox Control Field should be relied upon. NMC 0 1 Description Overrun mode (Initial value) Overwrite mode ATX (Automatic Transmission of Data Frame): When this bit is set to '1' and a Remote Frame is received into the Mailbox DLC is stored. Then, a Data Frame is transmitted from the same Mailbox using the current contents of the message data and updated DLC by setting the corresponding TXPR automatically. The scheduling of transmission is still governed by ID priority or Mailbox priority as configured with the Message Transmission Priority control bit (MCR.2). In order to use this function, MBC[2:0] needs to be programmed to be '001' (Bin). When a transmission is performed by this function, the DLC (Data Length Code) to be used is the one that has been received. Application needs to guarantee that the DLC of the remote frame correspond to the DLC of the data frame requested. Important: When ATX is used and MBC=001 (Bin) the filter for the IDE bit cannot be used since ID of remote frame has to be exactly the same as that of data frame as the reply message. Rev. 2.00 Sep. 10, 2008 Page 732 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Important: Please note that, when this function is used, the RTR bit will never be set despite receiving a Remote Frame. When a Remote Frame is received, the CPU will be notified by the www..com corresponding RFPR set, however, as RCAN-ET needs to transmit the current message as a Data Frame, the RTR bit remains unchanged. Important: Please note that in case of overrun condition (UMSR flag set when the Mailbox has its NMC = 0) the message received is discarded. In case a remote frame is causing overrun into a Mailbox configured with ATX = 1, the transmission of the corresponding data frame may be triggered only if the related RFPR flag is cleared by the CPU when the UMSR flag is set. In such case RFPR flag would get set again. ATX 0 1 Description Automatic Transmission of Data Frame disabled (Initial value) Automatic Transmission of Data Frame enabled DART (Disable Automatic Re-Transmission): When this bit is set, it disables the automatic retransmission of a message in the event of an error on the CAN bus or an arbitration lost on the CAN bus. In effect, when this function is used, the corresponding TXCR bit is automatically set at the start of transmission. When this bit is set to '0', RCAN-ET tries to transmit the message as many times as required until it is successfully transmitted or it is cancelled by the TXCR. DART 0 1 Description Re-transmission enabled (Initial value) Re-Transmission disabled MBC[2:0] (Mailbox Configuration): These bits configure the nature of each Mailbox as follows. When MBC=111 (Bin), the Mailbox is inactive, i.e., it does not receive or transmit a message regardless of TXPR or other settings. The MBC='110', '101' and '100' settings are prohibited. When the MBC is set to any other value, the LAFM field becomes available. Please don't set TXPR when MBC is set as reception. There is no hardware protection, and TXPR remains set. MBC[1] of Mailbox-0 is fixed to "1" by hardware. This is to ensure that MB0 cannot be configured to transmit Messages. Rev. 2.00 Sep. 10, 2008 Page 733 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Data Frame MBC[2] MBC[1] MBC[0] Transmit Remote Frame Transmit Data Frame Receive Remote Frame Receive www..com Remarks 0 0 0 0 0 1 Yes Yes Yes Yes No No No Yes * * * * Not allowed for Mailbox-0 Can be used with ATX* Not allowed for Mailbox-0 LAFM can be used Allowed for Mailbox-0 LAFM can be used Allowed for Mailbox-0 LAFM can be used 0 0 1 1 1 1 1 1 0 0 1 1 0 1 0 1 0 1 No No No No Yes Yes Yes No * * * * Setting prohibited Setting prohibited Setting prohibited Mailbox inactive (Initial value) Notes: * In order to support automatic retransmission, RTR shall be "0" when MBC=001(bin) and ATX=1. When ATX=1 is used the filter for IDE must not be used DLC[3:0] (Data Length Code): These bits encode the number of data bytes from 0,1, 2, ... 8 that will be transmitted in a data frame. Please note that when a remote frame request is transmitted the DLC value to be used must be the same as the DLC of the data frame that is requested. DLC[3] 0 0 0 0 0 0 0 0 1 DLC[2] 0 0 0 0 1 1 1 1 x DLC[1] 0 0 1 1 0 0 1 1 x DLC[0] 0 1 0 1 0 1 0 1 x Description Data Length = 0 bytes (Initial value) Data Length = 1 byte Data Length = 2 bytes Data Length = 3 bytes Data Length = 4 bytes Data Length = 5 bytes Data Length = 6 bytes Data Length = 7 bytes Data Length = 8 bytes Rev. 2.00 Sep. 10, 2008 Page 734 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (2) Local Acceptance Filter Mask (LAFM) www..com This area is used as Local Acceptance Filter Mask (LAFM) for receive boxes. LAFM: When MBC is set to 001, 010, 011 (Bin), this field is used as LAFM Field. It allows a Mailbox to accept more than one identifier. The LAFM is comprised of two 16-bit read/write areas as follows. 15 14 0 13 0 12 11 10 9 8 7 6 5 4 3 2 1 0 H'104 + N*32 LAFM H'106 + N*32 IDE_ STDID_LAFM[10:0] EXTID_LAFM[15:0] EXTID_ LAFM[17:16] Word/LW LAFM Field Word Figure 19.4 Acceptance Filter If a bit is set in the LAFM, then the corresponding bit of a received CAN identifier is ignored when the RCAN-ET searches a Mailbox with the matching CAN identifier. If the bit is cleared, then the corresponding bit of a received CAN identifier must match to the STDID/IDE/EXTID set in the mailbox to be stored. The structure of the LAFM is same as the message control in a Mailbox. If this function is not required, it must be filled with '0'. Important: RCAN-ET starts to find a matching identifier from Mailbox-15 down to Mailbox-0. As soon as RCAN-ET finds one matching, it stops the search. The message will be stored or not depending on the NMC and RXPR/RFPR flags. This means that, even using LAFM, a received message can only be stored into 1 Mailbox. Important: When a message is received and a matching Mailbox is found, the whole message is stored into the Mailbox. This means that, if the LAFM is used, the STDID, RTR, IDE and EXTID may differ to the ones originally set as they are updated with the STDID, RTR, IDE and EXTID of the received message. STD_LAFM[10:0] -- Filter mask bits for the CAN base identifier [10:0] bits. STD_LAFM[10:0] 0 1 Description Corresponding STD_ID bit is cared Corresponding STD_ID bit is "don't cared" Rev. 2.00 Sep. 10, 2008 Page 735 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) EXT_LAFM[17:0] -- Filter mask bits for the CAN Extended identifier [17:0] bits. EXT_LAFM[17:0] 0 1 Description Corresponding EXT_ID bit is cared Corresponding EXT_ID bit is "don't cared" www..com IDE_LAFM -- Filter mask bit for the CAN IDE bit. IDE_LAFM 0 1 Description Corresponding IDE_ID bit is cared Corresponding IDE_ID bit is "don't cared" (3) Message Data Fields Storage for the CAN message data that is transmitted or received. MSG_DATA[0] corresponds to the first data byte that is transmitted or received. The bit order on the CAN bus is bit 7 through to bit 0. Rev. 2.00 Sep. 10, 2008 Page 736 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.3.3 RCAN-ET Control Registers www..com The following sections describe RCAN-ET control registers. The address is mapped as follow. Important: These registers can only be accessed in Word size (16-bit). Description Master Control Register General Status Register Bit Configuration Register 1 Bit Configuration Register 0 Interrupt Request Register Interrupt Mask Register Error Counter Register Address 000 002 004 006 008 00A 00C Name MCR GSR BCR1 BCR0 IRR IMR TEC/REC Access Size (bits) Word Word Word Word Word Word Word Figure 19.5 RCAN-ET Control Registers (1) Master Control Register (MCR) The Master Control Register (MCR) is a 16-bit read/write register that controls RCAN-ET. * MCR (Address = H'000) Bit: 15 14 13 - 12 - 11 - 10 9 TST[2:0] 8 7 MCR7 6 MCR6 5 MCR5 4 - 3 - 2 MCR2 1 MCR1 0 MCR0 MCR15 MCR14 Initial value: 1 R/W: R/W 0 R/W 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 1 R/W Bit 15 -- ID Reorder (MCR15): This bit changes the order of STDID, RTR, IDE and EXTID of both message control and LAFM. Bit15 : MCR15 0 1 Description RCAN-ET is the same as HCAN2 RCAN-ET is not the same as HCAN2 (Initial value) Rev. 2.00 Sep. 10, 2008 Page 737 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) MCR15 (ID Reorder) = 0 15 14 13 12 11 10 9 STDID[10:0] EXTID[15:0] 0 STDID_LAFM[10:0] EXTID_LAFM[15:0] 0 IDE_ LAFM EXTID_LAFM [17:16] 8 7 6 5 4 3 RTR 2 IDE 1 0 H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 0 EXTID[17:16] www..com Word/LW Control 0 Word Word/LW LAFM Field Word MCR15 (ID Reorder) = 1 15 14 RTR 13 0 12 11 10 9 8 7 STDID[10:0] 6 5 4 3 2 1 0 H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 IDE EXTID[17:16] Word/LW Control 0 Word EXTID[15:0] IDE_ LAFM 0 0 STDID_LAFM[10:0] EXTID_LAFM[15:0] EXTID_LAFM [17:16] Word/LW LAFM Field Word Figure 19.6 ID Reorder This bit can be modified only in reset mode. Bit 14 -- Auto Halt Bus Off (MCR14): If both this bit and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET enters BusOff. Bit14 : MCR14 0 1 Description RCAN-ET remains in BusOff for normal recovery sequence (128 x 11 Recessive Bits) (Initial value) RCAN-ET moves directly into Halt Mode after it enters BusOff if MCR6 is set. This bit can be modified only in reset mode. Bit 13 -- Reserved. The written value should always be '0' and the returned value is '0'. Bit 12 -- Reserved. The written value should always be '0' and the returned value is '0'. Bit 11 -- Reserved. The written value should always be '0' and the returned value is '0'. Bit 10 - 8 -- Test Mode (TST[2:0]): This bit enables/disables the test modes. Please note that before activating the Test Mode it is requested to move RCAN-ET into Halt mode or Reset mode. This is to avoid that the transition to Test Mode could affect a transmission/reception in progress. For details, please refer to section 19.4.1, Test Mode Settings. Please note that the test modes are allowed only for diagnosis and tests and not when RCAN-ET is used in normal operation. Rev. 2.00 Sep. 10, 2008 Page 738 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit10: TST2 0 0 0 0 1 1 1 1 Bit9: TST1 0 0 1 1 0 0 1 1 Bit8: TST0 0 1 0 1 0 1 0 1 Description Normal Mode (initial value) www..com Listen-Only Mode (Receive-Only Mode) Self Test Mode 1 (External) Self Test Mode 2 (Internal) Write Error Counter Error Passive Mode setting prohibited setting prohibited Bit 7 -- Auto-wake Mode (MCR7): MCR7 enables or disables the Auto-wake mode. If this bit is set, the RCAN-ET automatically cancels the sleep mode (MCR5) by detecting CAN bus activity (dominant bit). If MCR7 is cleared the RCAN-ET does not automatically cancel the sleep mode. RCAN-ET cannot store the message that wakes it up. Note: MCR7 cannot be modified while in sleep mode. Bit7 : MCR7 0 1 Description Auto-wake by CAN bus activity disabled (Initial value) Auto-wake by CAN bus activity enabled Bit 6 -- Halt during Bus Off (MCR6): MCR6 enables or disables entering Halt mode immediately when MCR1 is set during Bus Off. This bit can be modified only in Reset or Halt mode. Please note that when Halt is entered in Bus Off the CAN engine is also recovering immediately to Error Active mode. Bit6 : MCR6 0 1 Description If MCR[1] is set, RCAN-ET will not enter Halt mode during Bus Off but wait up to end of recovery sequence (Initial value) Enter Halt mode immediately during Bus Off if MCR[1] or MCR[14] are asserted. Rev. 2.00 Sep. 10, 2008 Page 739 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit 5 -- Sleep Mode (MCR5): Enables or disables Sleep mode transition. If this bit is set, while RCAN-ET is in halt mode, the transition to sleep mode is enabled. Setting MCR5 is allowed after www..com entering Halt mode. The two Error Counters (REC, TEC) will remain the same during Sleep mode. This mode will be exited in two ways: 1. by writing a '0' to this bit position. 2. or, if MCR[7] is enabled, after detecting a dominant bit on the CAN bus. If Auto wake up mode is disabled, RCAN-ET will ignore all CAN bus activities until the sleep mode is terminated. When leaving this mode the RCAN-ET will synchronise to the CAN bus (by checking for 11 recessive bits) before joining CAN Bus activity. This means that, when the No.2 method is used, RCAN-ET will miss the first message to receive. CAN transceivers stand-by mode will also be unable to cope with the first message when exiting stand by mode, and the S/W needs to be designed in this manner. In sleep mode only the following registers can be accessed: MCR, GSR, IRR and IMR. Important: RCAN-ET is required to be in Halt mode before requesting to enter in Sleep mode. That allows the CPU to clear all pending interrupts before entering sleep mode. Once all interrupts are cleared RCAN-ET must leave the Halt mode and enter Sleep mode simultaneously (by writing MCR[5]=1 and MCR[1]=0 at the same time). Bit 5 : MCR5 0 1 Description RCAN-ET sleep mode released (Initial value) Transition to RCAN-ET sleep mode enabled Bit 4 -- Reserved. The written value should always be '0' and the returned value is '0'. Bit 3 -- Reserved. The written value should always be '0' and the returned value is '0'. Bit 2 -- Message Transmission Priority (MCR2): MCR2 selects the order of transmission for pending transmit data. If this bit is set, pending transmit data are sent in order of the bit position in the Transmission Pending Register (TXPR). The order of transmission starts from Mailbox-15 as the highest priority, and then down to Mailbox-1 (if those mailboxes are configured for transmission). Rev. 2.00 Sep. 10, 2008 Page 740 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) If MCR2 is cleared, all messages for transmission are queued with respect to their priority (by running internal arbitration). The highest priority message has the Arbitration Field (STDID + IDE www..com bit + EXTID (if IDE=1) + RTR bit) with the lowest digital value and is transmitted first. The internal arbitration includes the RTR bit and the IDE bit (internal arbitration works in the same way as the arbitration on the CAN Bus between two CAN nodes starting transmission at the same time). This bit can be modified only in Reset or Halt mode. Bit 2 : MCR2 0 1 Description Transmission order determined by message identifier priority (Initial value) Transmission order determined by mailbox number priority (Mailbox-15 Mailbox-1) Bit 1--Halt Request (MCR1): Setting the MCR1 bit causes the CAN controller to complete its current operation and then enter Halt mode (where it is cut off from the CAN bus). The RCAN-ET remains in Halt Mode until the MCR1 is cleared. During the Halt mode, the CAN Interface does not join the CAN bus activity and does not store messages or transmit messages. All the user registers (including Mailbox contents and TEC/REC) remain unchanged with the exception of IRR0 and GSR4 which are used to notify the halt status itself. If the CAN bus is in idle or intermission state regardless of MCR6, RCAN-ET will enter Halt Mode within one Bit Time. If MCR6 is set, a halt request during Bus Off will be also processed within one Bit Time. Otherwise the full Bus Off recovery sequence will be performed beforehand. Entering the Halt Mode can be notified by IRR0 and GSR4. If both MCR14 and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET enters BusOff. In the Halt mode, the RCAN-ET configuration can be modified with the exception of the Bit Timing setting, as it does not join the bus activity. MCR[1] has to be cleared by writing a '0' in order to re-join the CAN bus. After this bit has been cleared, RCAN-ET waits until it detects 11 recessive bits, and then joins the CAN bus. Note: After issuing a Halt request the CPU is not allowed to set TXPR or TXCR or clear MCR1 until the transition to Halt mode is completed (notified by IRR0 and GSR4). After MCR1 is set this can be cleared only after entering Halt mode or through a reset operation (SW or HW). Note: Transition into or recovery from HALT mode, is only possible if the BCR1 and BCR0 registers are configured to a proper Baud Rate. Rev. 2.00 Sep. 10, 2008 Page 741 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit 1 : MCR1 0 1 Description Clear Halt request (Initial value) Halt mode transition request www..com Bit 0 -- Reset Request (MCR0): Controls resetting of the RCAN-ET module. When this bit is changed from '0' to '1' the RCAN-ET controller enters its reset routine, re-initialising the internal logic, which then sets GSR3 and IRR0 to notify the reset mode. During a re-initialisation, all user registers are initialised. RCAN-ET can be re-configured while this bit is set. This bit has to be cleared by writing a '0' to join the CAN bus. After this bit is cleared, the RCAN-ET module waits until it detects 11 recessive bits, and then joins the CAN bus. The Baud Rate needs to be set up to a proper value in order to sample the value on the CAN Bus. After Power On Reset, this bit and GSR3 are always set. This means that a reset request has been made and RCAN-ET needs to be configured. The Reset Request is equivalent to a Power On Reset but controlled by Software. Bit 0 : MCR0 0 1 Description Clear Reset Request CAN Interface reset mode transition request (Initial value) Rev. 2.00 Sep. 10, 2008 Page 742 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (2) General Status Register (GSR) www..com The General Status Register (GSR) is a 16-bit read-only register that indicates the status of RCAN-ET. * GSR (Address = H'002) Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 GSR5 4 GSR4 3 GSR3 2 GSR2 1 GSR1 0 GSR0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 1 R 1 R 0 R 0 R Bits 15 to 6: Reserved. The written value should always be '0' and the returned value is '0'. Bit 5 -- Error Passive Status Bit (GSR5): Indicates whether the CAN Interface is in Error Passive or not. This bit will be set high as soon as the RCAN-ET enters the Error Passive state and is cleared when the module enters again the Error Active state (this means the GSR5 will stay high during Error Passive and during Bus Off). Consequently to find out the correct state both GSR5 and GSR0 must be considered. Bit 5 : GSR5 0 1 Description RCAN-ET is not in Error Passive or in Bus Off status (Initial value) [Reset condition] RCAN-ET is in Error Active state RCAN-ET is in Error Passive (if GSR0=0) or Bus Off (if GSR0=1) [Setting condition] When TEC 128 or REC 128 or if Error Passive Test Mode is selected Bit 4 -- Halt/Sleep Status Bit (GSR4): Indicates whether the CAN engine is in the halt/sleep state or not. Please note that the clearing time of this flag is not the same as the setting time of IRR12. Please note that this flag reflects the status of the CAN engine and not of the full RCAN-ET IP. RCAN-ET exits sleep mode and can be accessed once MCR5 is cleared. The CAN engine exits sleep mode only after two additional transmission clocks on the CAN Bus. Bit 4 : GSR4 0 1 Description RCAN-ET is not in the Halt state or Sleep state (Initial value) Halt mode (if MCR1=1) or Sleep mode (if MCR5=1) [Setting condition] If MCR1 is set and the CAN bus is either in intermission or idle or MCR5 is set and RCAN-ET is in the halt mode or RCAN-ET is moving to Bus Off when MCR14 and MCR6 are both set Rev. 2.00 Sep. 10, 2008 Page 743 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit 3 -- Reset Status Bit (GSR3): Indicates whether the RCAN-ET is in the reset state or not. Bit 3 : GSR3 0 1 Description RCAN-ET is not in the reset state Reset state (Initial value) [Setting condition] After an RCAN-ET internal reset (due to SW or HW reset) www..com Bit 2 -- Message Transmission in progress Flag (GSR2): Flag that indicates to the CPU if the RCAN-ET is in Bus Off or transmitting a message or an error/overload flag due to error detected during transmission. The timing to set TXACK is different from the time to clear GSR2. TXACK is set at the 7th bit of End Of Frame. GSR2 is set at the 3rd bit of intermission if there are no more messages ready to be transmitted. It is also set by arbitration lost, bus idle, reception, reset or halt transition. Bit 2 : GSR2 0 1 Description RCAN-ET is in Bus Off or a transmission is in progress [Setting condition] Not in Bus Off and no transmission in progress (Initial value) Bit 1--Transmit/Receive Warning Flag (GSR1): Flag that indicates an error warning. Bit 1 : GSR1 0 1 Description [Reset condition] When (TEC < 96 and REC < 96) or Bus Off (Initial value) [Setting condition] When 96 TEC < 256 or 96 REC < 256 Note: REC is incremented during Bus Off to count the recurrences of 11 recessive bits as requested by the Bus Off recovery sequence. However the flag GSR1 is not set in Bus Off. Bit 0--Bus Off Flag (GSR0): Flag that indicates that RCAN-ET is in the bus off state. Bit 0 : GSR0 0 1 Description [Reset condition] Recovery from bus off state or after a HW or SW reset (Initial value) [Setting condition] When TEC 256 (bus off state) Note: Only the lower 8 bits of TEC are accessible from the user interface. The 9th bit is equivalent to GSR0. Rev. 2.00 Sep. 10, 2008 Page 744 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (3) Bit Configuration Register (BCR0, BCR1) www..com The bit configuration registers (BCR0 and BCR1) are 2 X 16-bit read/write register that are used to set CAN bit timing parameters and the baud rate pre-scaler for the CAN Interface. The Time quanta is defined as: Timequanta = 2 * BRP fclk Where: BRP (Baud Rate Pre-scaler) is the value stored in BCR0 incremented by 1 and fclk is the used peripheral bus frequency. * BCR1 (Address = H'004) Bit: 15 14 13 12 11 - 10 9 TSG2[2:0] 8 7 - 6 - 5 4 3 - 2 - 1 - 0 BSP TSG1[3:0] SJW[1:0] Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R 0 R 0 R 0 R/W Please refer to the table on section 0 for TSG1 and TSG2 setting. Bits 15 to 12 -- Time Segment 1 (TSG1[3:0] = BCR1[15:12]): These bits are used to set the segment TSEG1 (= PRSEG + PHSEG1) to compensate for edges on the CAN Bus with a positive phase error. A value from 4 to 16 time quanta can be set. Bit 15: Bit 14: Bit 13: Bit 12: TSG1[3] TSG1[2] TSG1[1] TSG1[0] Description 0 0 0 0 0 : : 1 0 0 0 0 1 : : 1 0 0 1 1 0 : : 1 0 1 0 1 0 : : 1 Setting prohibited (Initial value) Setting prohibited Setting prohibited PRSEG + PHSEG1 = 4 time quanta PRSEG + PHSEG1 = 5 time quanta : : PRSEG + PHSEG1 = 16 time quanta Bit 11 : Reserved. The written value should always be '0' and the returned value is '0'. Rev. 2.00 Sep. 10, 2008 Page 745 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bits 10 to 8 -- Time Segment 2 (TSG2[2:0] = BCR1[10:8]): These bits are used to set the segment TSEG2 (=PHSEG2) to compensate for edges on the CAN Bus with a negative phase www..com error. A value from 2 to 8 time quanta can be set as shown below. Bit 10: Bit 9: Bit 8: TSG2[2] TSG2[1] TSG2[0] Description 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 Setting prohibited (Initial value) PHSEG2 = 2 time quanta (conditionally prohibited) See sec. 0 PHSEG2 = 3 time quanta PHSEG2 = 4 time quanta PHSEG2 = 5 time quanta PHSEG2 = 6 time quanta PHSEG2 = 7 time quanta PHSEG2 = 8 time quanta Bits 7 and 6 : Reserved. The written value should always be '0' and the returned value is '0'. Bits 5 and 4 - ReSynchronisation Jump Width (SJW[1:0] = BCR0[5:4]): These bits set the synchronisation jump width. Bit 5: SJW[1] 0 0 1 1 Bit 4: SJW[0] 0 1 0 1 Description Synchronisation Jump width = 1 time quantum (Initial value) Synchronisation Jump width = 2 time quanta Synchronisation Jump width = 3 time quanta Synchronisation Jump width = 4 time quanta Bits 3 to 1 : Reserved. The written value should always be '0' and the returned value is '0'. Bit 0 -- Bit Sample Point (BSP = BCR1[0]): Sets the point at which data is sampled. Bit 0 : BSP 0 1 Description Bit sampling at one point (end of time segment 1) (Initial value) Bit sampling at three points (rising edge of the last three clock cycles of PHSEG1) Rev. 2.00 Sep. 10, 2008 Page 746 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) * BCR0 (Address = H'006) Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 6 5www..com 4 3 2 1 BRP[7:0] 0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bits 8 to 15 : Reserved. The written value should always be '0' and the returned value is '0'. Bits 7 to 0--Baud Rate Pre-scale (BRP[7:0] = BCR0 [7:0]): These bits are used to define the peripheral bus clock periods contained in a Time Quantum. Bit 7: BRP[7] Bit 6: BRP[6] Bit 5: BRP[5] Bit 4: BRP[4] Bit 3: BRP[3] Bit 2: BRP[2] Bit 1: BRP[1] Bit 0: BRP[0] Description 0 0 0 : : 1 0 0 0 : : 1 0 0 0 : : 1 0 0 0 : : 1 0 0 0 : : 1 0 0 0 : : 1 0 0 1 : : 1 0 1 0 : : 1 2 X peripheral bus clock (Initial value) 4 X peripheral bus clock 6 X peripheral bus clock 2*(register value+1) X peripheral bus clock 512 X peripheral bus clock * Requirements of Bit Configuration Register 1-bit time (8-25 quanta) SYNC_SEG PRSEG PHSEG1 TSEG1 1 4-16 PHSEG2 TSEG2 2-8 Quantum SYNC_SEG: Segment for establishing synchronisation of nodes on the CAN bus. (Normal bit edge transitions occur in this segment.) PRSEG: PHSEG1: Segment for compensating for physical delay between networks. Buffer segment for correcting phase drift (positive). (This segment is extended when synchronisation (resynchronisation) is established.) Buffer segment for correcting phase drift (negative). (This segment is shortened when synchronisation (resynchronisation) is established) TSG1 + 1 PHSEG2: TSEG1: Rev. 2.00 Sep. 10, 2008 Page 747 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) TSEG2: TSG2 + 1 www..com The RCAN-ET Bit Rate Calculation is: Bit Rate = fclk 2 * (BRP + 1) * (TSEG1 + TSEG2 + 1) where BRP is given by the register value and TSEG1 and TSEG2 are derived values from TSG1 and TSG2 register values. The '+ 1' in the above formula is for the Sync-Seg which duration is 1 time quanta. fCLK = Peripheral Clock BCR Setting Constraints TSEG1min > TSEG2 SJWmax (SJW = 1 to 4) 8 TSEG1 + TSEG2 + 1 25 time quanta (TSEG1 + TSEG2 + 1 = 7 is not allowed) TSEG2 2 These constraints allow the setting range shown in the table below for TSEG1 and TSEG2 in the Bit Configuration Register. The number in the table shows possible setting of SJW. "No" shows that there is no allowed combination of TSEG1 and TSEG2. Rev. 2.00 Sep. 10, 2008 Page 748 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 001 2 TSG1 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 TSEG1 4 5 6 7 8 9 10 11 12 13 14 15 16 No 1-2 1-2 1-2 1-2 1-2 1-2 1-2 1-2 1-2 1-2 1-2 1-2 010 3 011 4 100 5 101 6 110 111 TSG2 7 8 TSEG2 www..com No No No No 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 No No No No No 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-3 1-3 1-3 1-3 1-3 1-3 1-3 1-3 1-3 1-3 1-3 1-3 1-3 No 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 No No 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 No No No 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 1-4 Example 1: To have a Bit rate of 500 Kbps with a frequency of fclk = 40 MHz it is possible to set: BRP = 43, TSEG1 = 6, TSEG2 = 3. Then the configuration to write is BCR1 = 5200 and BCR0 = 0003. Example 2: To have a Bit rate of 250 Kps with a frequency of 35 MHz it is possible to set: BPR = 4, TSEG1 = 8, TSEG2 = 5. Then the configuration to write is BCR1 = 7400 and BCR0 = 0004. Rev. 2.00 Sep. 10, 2008 Page 749 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (4) Interrupt Request Register (IRR) www..com The interrupt register (IRR) is a 16-bit read/write-clearable register containing status flags for the various interrupt sources. * IRR (Address = H'008) Bit: 15 - 14 - 13 IRR13 12 IRR12 11 - 10 - 9 IRR9 8 IRR8 7 IRR7 6 IRR6 5 IRR5 4 IRR4 3 IRR3 2 IRR2 1 IRR1 0 IRR0 Initial value: 0 R/W: R 0 R 0 R/W 0 R/W 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R 0 R 1 R/W Bits 15 to 14: Reserved. Bit 13 - Message Error Interrupt (IRR13): this interrupt indicates that: * A message error has occurred when in test mode. * Note: If a Message Overload condition occurs when in Test Mode, then this bit will not be set. When not in test mode this interrupt is inactive. Bit 13: IRR13 0 1 Description message error has not occurred in test mode (Initial value) [Clearing condition] Writing 1 [Setting condition] message error has occurred in test mode Bit 12 - Bus activity while in sleep mode (IRR12): IRR12 indicates that a CAN bus activity is present. While the RCAN-ET is in sleep mode and a dominant bit is detected on the CAN bus, this bit is set. This interrupt is cleared by writing a '1' to this bit position. Writing a '0' has no effect. If auto wakeup is not used and this interrupt is not requested it needs to be disabled by the related interrupt mask register. If auto wake up is not used and this interrupt is requested it should be cleared only after recovering from sleep mode. This is to avoid that a new falling edge of the reception line causes the interrupt to get set again. Please note that the setting time of this interrupt is different from the clearing time of GSR4. Bit 12: IRR12 0 1 Description bus idle state (Initial value) [Clearing condition] Writing 1 [Setting condition] dominant bit level detection on the Rx line while in sleep mode Rev. 2.00 Sep. 10, 2008 Page 750 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bits 11 to 10: Reserved Bit 9 - Message Overrun/Overwrite Interrupt Flag (IRR9): Flag indicating that a message has been received but the existing message in the matching Mailbox has not been read as the corresponding RXPR or RFPR is already set to '1' and not yet cleared by the CPU. The received message is either abandoned (overrun) or overwritten dependant upon the NMC (New Message Control) bit. This bit is cleared when all bit in UMSR (Unread Message Status Register) are cleared (by writing '1') or by setting MBIMR (MailBox interrupt Mast Register) for all UMSR flag set . It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit position has no effect. Bit 9: IRR9 0 Description No pending notification of message overrun/overwrite [Clearing condition] Clearing of all bit in UMSR/setting MBIMR for all UMSR set (initial value) 1 A receive message has been discarded due to overrun condition or a message has been overwritten [Setting condition] Message is received while the corresponding RXPR and/or RFPR =1 and MBIMR =0 www..com Bit 8 - Mailbox Empty Interrupt Flag (IRR8): This bit is set when one of the messages set for transmission has been successfully sent (corresponding TXACK flag is set) or has been successfully aborted (corresponding ABACK flag is set). The related TXPR is also cleared and this mailbox is now ready to accept a new message data for the next transmission. In effect, this bit is set by an OR'ed signal of the TXACK and ABACK bits not masked by the corresponding MBIMR flag. Therefore, this bit is automatically cleared when all the TXACK and ABACK bits are cleared. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit position has no effect. Bit 8: IRR8 0 Description Messages set for transmission or transmission cancellation request NOT progressed. (Initial value) [Clearing Condition] All the TXACK and ABACK bits are cleared/setting MBIMR for all TXACK and ABACK set 1 Message has been transmitted or aborted, and new message can be stored [Setting condition] When one of the TXPR bits is cleared by completion of transmission or completion of transmission abort, i.e., when a TXACK or ABACK bit is set (if MBIMR=0). Rev. 2.00 Sep. 10, 2008 Page 751 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit 7 - Overload Frame (IRR7): Flag indicating that the RCAN-ET has detected a condition that should initiate the transmission of an overload frame. Note that on the condition of transmission www..com being prevented, such as listen only mode, an Overload Frame will NOT be transmitted, but IRR7 will still be set. IRR7 remains asserted until reset by writing a '1' to this bit position - writing a '0' has no effect. Bit 7: IRR7 0 1 Description [Clearing condition] Writing 1 (Initial value) [Setting conditions] Overload condition detected Bit 6 - Bus Off Interrupt Flag (IRR6): This bit is set when RCAN-ET enters the Bus-off state or when RCAN-ET leaves Bus-off and returns to Error-Active. The cause therefore is the existing condition TEC 256 at the node or the end of the Bus-off recovery sequence (128X11 consecutive recessive bits) or the transition from Bus Off to Halt (automatic or manual). This bit remains set even if the RCAN-ET node leaves the bus-off condition, and needs to be explicitly cleared by S/W. The S/W is expected to read the GSR0 to judge whether RCAN-ET is in the busoff or error active status. It is cleared by writing a '1' to this bit position even if the node is still bus-off. Writing a '0' has no effect. Bit 6: IRR6 0 1 Description [Clearing condition] Writing 1 (Initial value) Enter Bus off state caused by transmit error or Error Active state returning from Bus-off [Setting condition] When TEC becomes 256 or End of Bus-off after 128X11 consecutive recessive bits or transition from Bus Off to Halt Bit 5 - Error Passive Interrupt Flag (IRR5): Interrupt flag indicating the error passive state caused by the transmit or receive error counter or by Error Passive forced by test mode. This bit is reset by writing a '1' to this bit position, writing a '0' has no effect. If this bit is cleared the node may still be error passive. Please note that the SW needs to check GSR0 and GSR5 to judge whether RCAN-ET is in Error Passive or Bus Off status. Bit 5: IRR5 0 1 Description [Clearing condition] Writing 1 (Initial value) Error passive state caused by transmit/receive error [Setting condition] When TEC 128 or REC 128 or Error Passive test mode is used Rev. 2.00 Sep. 10, 2008 Page 752 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit 4 - Receive Error Counter Warning Interrupt Flag (IRR4): This bit becomes set if the receive error counter (REC) reaches a value greater than 95 when RCAN-ET is not in the Bus Off www..com status. The interrupt is reset by writing a '1' to this bit position, writing '0' has no effect. Bit 4: IRR4 0 1 Description [Clearing condition] Writing 1 (Initial value) Error warning state caused by receive error [Setting condition] When REC 96 and RCAN-ET is not in Bus Off Bit 3 - Transmit Error Counter Warning Interrupt Flag (IRR3): This bit becomes set if the transmit error counter (TEC) reaches a value greater than 95. The interrupt is reset by writing a '1' to this bit position, writing '0' has no effect. Bit 3: IRR3 0 1 Description [Clearing condition] Writing 1 (Initial value) Error warning state caused by transmit error [Setting condition] When TEC 96 Bit 2 - Remote Frame Request Interrupt Flag (IRR2): flag indicating that a remote frame has been received in a mailbox. This bit is set if at least one receive mailbox, with related MBIMR not set, contains a remote frame transmission request. This bit is automatically cleared when all bits in the Remote Frame Receive Pending Register (RFPR), are cleared. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit has no effect. Bit 2: IRR2 0 1 Description [Clearing condition] Clearing of all bits in RFPR (Initial value) at least one remote request is pending [Setting condition] When remote frame is received and the corresponding MBIMR = 0 Bit 1 - Data Frame Received Interrupt Flag (IRR1): IRR1 indicates that there are pending Data Frames received. If this bit is set at least one receive mailbox contains a pending message. This bit is cleared when all bits in the Data Frame Receive Pending Register (RXPR) are cleared, i.e. there is no pending message in any receiving mailbox. It is in effect a logical OR of the RXPR flags from each configured receive mailbox with related MBIMR not set. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit has no effect. Rev. 2.00 Sep. 10, 2008 Page 753 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit 1: IRR1 0 1 Description [Clearing condition] Clearing of all bits in RXPR www..com (Initial value) Data frame received and stored in Mailbox [Setting condition] When data is received and the corresponding MBIMR = 0 Bit 0 - Reset/Halt/Sleep Interrupt Flag (IRR0): This flag can get set for three different reasons. It can indicate that: 1. Reset mode has been entered after a SW (MCR0) or HW reset 2. Halt mode has been entered after a Halt request (MCR1) 3. Sleep mode has been entered after a sleep request (MCR5) has been made while in Halt mode. The GSR may be read after this bit is set to determine which state RCAN-ET is in. Important : When a Sleep mode request needs to be made, the Halt mode must be used beforehand. Please refer to the MCR5 description and figure 19.9. IRR0 is set by the transition from "0" to "1" of GSR3 or GSR4 or by transition from Halt mode to Sleep mode. So, IRR0 is not set if RCAN-ET enters Halt mode again right after exiting from Halt mode, without GSR4 being cleared. Similarly, IRR0 is not set by direct transition from Sleep mode to Halt Request. At the transition from Halt/Sleep mode to Transition/Reception, clearing GSR4 needs (one-bit time - TSEG2) to (one-bit time * 2 - TSEG2). In the case of Reset mode, IRR0 is set, however, the interrupt to the CPU is not asserted since IMR0 is automatically set by initialisation. Bit 0: IRR0 0 1 Description [Clearing condition] Writing 1 Transition to S/W reset mode or transition to halt mode or transition to sleep mode (Initial value) [Setting condition] When reset/halt/sleep transition is completed after a reset (MCR0 or HW) or Halt mode (MCR1) or Sleep mode (MCR5) is requested Rev. 2.00 Sep. 10, 2008 Page 754 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (5) Interrupt Mask Register (IMR) www..com The interrupt mask register is a 16 bit register that protects all corresponding interrupts in the Interrupt Request Register (IRR) from generating an output signal on the IRQ. An interrupt request is masked if the corresponding bit position is set to '1'. This register can be read or written at any time. The IMR directly controls the generation of IRQ, but does not prevent the setting of the corresponding bit in the IRR. * IMR (Address = H'00A) Bit: 15 14 13 12 11 10 9 IMR9 8 IMR8 7 IMR7 6 IMR6 5 IMR5 4 IMR4 3 IMR3 2 IMR2 1 IMR1 0 IMR0 IMR15 IMR14 IMR13 IMR12 IMR11 IMR10 Initial value: 1 R/W: R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W Bit 15 to 0: Maskable interrupt sources corresponding to IRR[15:0] respectively. When a bit is set, the interrupt signal is not generated, although setting the corresponding IRR bit is still performed. Bit[15:0]: IMRn 0 1 Description Corresponding IRR is not masked (IRQ is generated for interrupt conditions) Corresponding interrupt of IRR is masked (Initial value) (6) Transmit Error Counter (TEC) and Receive Error Counter (REC) The Transmit Error Counter (TEC) and Receive Error Counter (REC) is a 16-bit read/(write) register that functions as a counter indicating the number of transmit/receive message errors on the CAN Interface. The count value is stipulated in the CAN protocol specification Refs. [1], [2], [3] and [4]. When not in (Write Error Counter) test mode this register is read only, and can only be modified by the CAN Interface. This register can be cleared by a Reset request (MCR0) or entering to bus off. In Write Error Counter test mode (i.e. TST[2:0] = 3'b100), it is possible to write to this register. The same value can only be written to TEC/REC, and the value written into TEC is set to TEC and REC. When writing to this register, RCAN-ET needs to be put into Halt Mode. This feature is only intended for test purposes. Rev. 2.00 Sep. 10, 2008 Page 755 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) * TEC/REC (Address = H'00C) Bit: 15 TEC7 14 TEC6 13 TEC5 12 TEC4 11 TEC3 10 TEC2 9 TEC1 8 TEC0 7 REC7 6 REC6 5 www..com 4 3 2 1 REC5 REC4 REC3 REC2 REC1 0 REC0 Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Note: * It is only possible to write the value in test mode when TST[2:0] in MCR is 3'b100. REC is incremented during Bus Off to count the recurrences of 11 recessive bits as requested by the Bus Off recovery sequence. 19.3.4 RCAN-ET Mailbox Registers The following sections describe RCAN-ET Mailbox registers that control / flag individual Mailboxes. The address is mapped as follows. Important : LongWord access is carried out as two consecutive Word accesses. Rev. 2.00 Sep. 10, 2008 Page 756 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Description Transmit Pending 1 Transmit Pending 0 Address H'020 H'022 H'024 H'026 H'028 Name TXPR1 TXPR0 Access Size (bits) LW www..com Transmit Cancel 0 H'02A H'02C H'02E H'030 TXCR0 Transmit Acknowledge 0 H'032 H'034 H'036 H'038 TXACK0 Word Abort Acknowledge 0 H'03A H'03C H'03E H'040 ABACK0 Word Data Frame Receive Pending 0 H'042 H'044 H'046 H'048 RXPR0 Word Remote Frame Receive Pending 0 H'04A H'04C H'04E H'050 Mailbox Interrupt Mask Register 0 H'052 H'054 H'056 H'058 Unread message Status Register 0 H'05A H'05C H'05E RFPR0 Word MBIMR0 Word UMSR0 Word Figure 19.7 RCAN-ET Mailbox Registers Rev. 2.00 Sep. 10, 2008 Page 757 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (1) Transmit Pending Register (TXPR1, TXPR0) www..com The concatenation of TXPR1 and TXPR0 is a 32-bit register that contains any transmit pending flags for the CAN module. In the case of 16-bit bus interface, Long Word access is carried out as two consecutive word accesses. consecutive access Temp Temp TXPR1 H'020 TXPR0 H'022 TXPR1 H'020 TXPR0 H'022 Data is stored into Temp instead of TXPR1. Lower word data are stored into TXPR0. TXPR1 is always H'0000. consecutive access always H'0000 TXPR1 H'020 Temp Temp TXPR0 H'022 TXPR1 H'020 TXPR0 H'022 TXPR0 is stored into Temp, when TXPR1 (= H'0000) is read. Temp is read instead of TXPR0. The TXPR1 register cannot be modified and it is always fixed to '0'. The TXPR0 controls Mailbox-15 to Mailbox-1. The CPU may set the TXPR bits to affect any message being considered for transmission by writing a '1' to the corresponding bit location. Writing a '0' has no effect, and TXPR cannot be cleared by writing a '0' and must be cleared by setting the corresponding TXCR bits. TXPR may be read by the CPU to determine which, if any, transmissions are pending or in progress. In effect there is a transmit pending bit for all Mailboxes except for the Mailbox-0. Writing a '1' to a bit location when the mailbox is not configured to transmit is not allowed. Rev. 2.00 Sep. 10, 2008 Page 758 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) The RCAN-ET will clear a transmit pending flag after successful transmission of its corresponding message or when a transmission abort is requested successfully from the TXCR. www..com The TXPR flag is not cleared if the message is not transmitted due to the CAN node losing the arbitration process or due to errors on the CAN bus, and RCAN-ET automatically tries to transmit it again unless its DART bit (Disable Automatic Re-Transmission) is set in the Message-Control of the corresponding Mailbox. In such case (DART set), the transmission is cleared and notified through Mailbox Empty Interrupt Flag (IRR8) and the correspondent bit within the Abort Acknowledgement Register (ABACK). If the status of the TXPR changes, the RCAN-ET shall ensure that in the identifier priority scheme (MCR2=0), the highest priority message is always presented for transmission in an intelligent way even under circumstances such as bus arbitration losses or errors on the CAN bus. Please refer to section 19.4, Application Note. When the RCAN-ET changes the state of any TXPR bit position to a '0', an empty slot interrupt (IRR8) may be generated. This indicates that either a successful or an aborted mailbox transmission has just been made. If a message transmission is successful it is signalled in the TXACK register, and if a message transmission abortion is successful it is signalled in the ABACK register. By checking these registers, the contents of the Message of the corresponding Mailbox may be modified to prepare for the next transmission. * TXPR1 Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TXPR1[15:0] Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Note : * Any write operation is ignored. Read value is always H'0000. Long word access is mandatory when reading or writing TXPR1/TXPR0. Writing any value to TXPR1 is allowed, however, write operation to TXPR1 has no effect. * TXPR0 Bit: 15 14 13 12 11 10 9 8 TXPR0[15:1] 7 6 5 4 3 2 1 0 0 0 - Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Note : * it is possible only to write a '1' for a Mailbox configured as transmitter. Rev. 2.00 Sep. 10, 2008 Page 759 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit 15 to 1 -- indicates that the corresponding Mailbox is requested to transmit a CAN Frame. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively. When multiple bits are set, the order www..com of the transmissions is governed by the MCR2 - CAN-ID or Mailbox number. Bit[15:1]:TXPR0 0 Description Transmit message idle state in corresponding mailbox (Initial value) [Clearing Condition] Completion of message transmission or message transmission abortion (automatically cleared) 1 Transmission request made for corresponding mailbox Bit 0-- Reserved: This bit is always '0' as this is a receive-only Mailbox. Writing a '1' to this bit position has no effect. The returned value is '0'. (2) Transmit Cancel Register (TXCR0) TXCR0 is a 16-bit read / conditionally-write registers. The TXCR0 controls Mailbox-15 to Mailbox-1.This register is used by the CPU to request the pending transmission requests in the TXPR to be cancelled. To clear the corresponding bit in the TXPR the CPU must write a '1' to the bit position in the TXCR. Writing a '0' has no effect. When an abort has succeeded the CAN controller clears the corresponding TXPR + TXCR bits, and sets the corresponding ABACK bit. However, once a Mailbox has started a transmission, it cannot be cancelled by this bit. In such a case, if the transmission finishes in success, the CAN controller clears the corresponding TXPR + TXCR bit, and sets the corresponding TXACK bit, however, if the transmission fails due to a bus arbitration loss or an error on the bus, the CAN controller clears the corresponding TXPR + TXCR bit, and sets the corresponding ABACK bit. If an attempt is made by the CPU to clear a mailbox transmission that is not transmit-pending it has no effect. In this case the CPU will be not able at all to set the TXCR flag. * TXCR0 Bit: 15 14 13 12 11 10 9 8 TXCR0[15:1] 7 6 5 4 3 2 1 0 0 0 - Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Note : * Only writing a '1' to a Mailbox that is requested for transmission and is configured as transmit. Bit 15 to 1 -- requests the corresponding Mailbox, that is in the queue for transmission, to cancel its transmission. The bit 15 to 1 corresponds to Mailbox-15 to 1 (and TXPR0[15:1]) respectively. Rev. 2.00 Sep. 10, 2008 Page 760 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit[15:1]:TXCR0 0 Description Transmit message cancellation idle state in corresponding mailbox (Initial www..com value) [Clearing Condition] Completion of transmit message cancellation (automatically cleared) 1 Transmission cancellation request made for corresponding mailbox Bit 0 -- This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'. (3) Transmit Acknowledge Register (TXACK0) The TXACK0 is a 16-bit read / conditionally-write registers. This register is used to signal to the CPU that a mailbox transmission has been successfully made. When a transmission has succeeded the RCAN-ET sets the corresponding bit in the TXACK register. The CPU may clear a TXACK bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect. * TXACK0 Bit: 15 14 13 12 11 10 9 8 TXACK0[15:1] 7 6 5 4 3 2 1 0 0 0 - Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Note : * Only when writing a '1' to clear. Bit 15 to 1 -- notifies that the requested transmission of the corresponding Mailbox has been finished successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively. Bit[15:1]:TXACK0 0 1 Description [Clearing Condition] Writing '1' (Initial value) Corresponding Mailbox has successfully transmitted message (Data or Remote Frame) [Setting Condition] Completion of message transmission for corresponding mailbox Bit 0 -- This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'. Rev. 2.00 Sep. 10, 2008 Page 761 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (4) Abort Acknowledge Register (ABACK0) www..com The ABACK0 is a 16-bit read / conditionally-write registers. This register is used to signal to the CPU that a mailbox transmission has been aborted as per its request. When an abort has succeeded the RCAN-ET sets the corresponding bit in the ABACK register. The CPU may clear the Abort Acknowledge bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect. An ABACK bit position is set by the RCAN-ET to acknowledge that a TXPR bit has been cleared by the corresponding TXCR bit. * ABACK0 Bit: 15 14 13 12 11 10 9 8 ABACK0[15:1] 7 6 5 4 3 2 1 0 0 0 - Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Note : * Only when writing a '1' to clear. Bit 15 to 1 -- notifies that the requested transmission cancellation of the corresponding Mailbox has been performed successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively. Bit[15:1]:ABACK0 Description 0 1 [Clearing Condition] Writing '1' (Initial value) Corresponding Mailbox has cancelled transmission of message (Data or Remote Frame) [Setting Condition] Completion of transmission cancellation for corresponding mailbox Bit 0 -- This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'. (5) Data Frame Receive Pending Register (RXPR0) The RXPR0 is a 16-bit read / conditionally-write registers. The RXPR is a register that contains the received Data Frames pending flags associated with the configured Receive Mailboxes. When a CAN Data Frame is successfully stored in a receive mailbox the corresponding bit is set in the RXPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Data Frames. When a RXPR bit is set, it also sets IRR1 (Data Frame Received Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR1 is not set. Please note that these bits are only set by receiving Data Frames and not by receiving Remote frames. Rev. 2.00 Sep. 10, 2008 Page 762 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) * RXPR0 Bit: 15 14 13 12 11 10 9 8 7 6 5www..com 4 3 2 1 0 RXPR0[15:0] Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Note : * Only when writing a '1' to clear. Bit 15 to 0 -- Configurable receive mailbox locations corresponding to each mailbox position from 15 to 0 respectively. Bit[15:0]: RXPR0 0 1 Description [Clearing Condition] Writing '1' (Initial value) Corresponding Mailbox received a CAN Data Frame [Setting Condition] Completion of Data Frame receive on corresponding mailbox (6) Remote Frame Receive Pending Register (RFPR0) The RFPR0 is a 16-bit read / conditionally-write registers. The RFPR is a register that contains the received Remote Frame pending flags associated with the configured Receive Mailboxes. When a CAN Remote Frame is successfully stored in a receive mailbox the corresponding bit is set in the RFPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. In effect there is a bit position for all mailboxes. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Remote Frames. When a RFPR bit is set, it also sets IRR2 (Remote Frame Request Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR2 is not set. Please note that these bits are only set by receiving Remote Frames and not by receiving Data frames. * RFPR0 Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RFPR0[15:0] Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Note : * Only when writing a '1' to clear. Bit 15 to 0 -- Remote Request pending flags for mailboxes 15 to 0 respectively. Rev. 2.00 Sep. 10, 2008 Page 763 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Bit[15:0]: RFPR0 0 1 Description [Clearing Condition] Writing '1' (Initial value) www..com Corresponding Mailbox received Remote Frame [Setting Condition] Completion of remote frame receive in corresponding mailbox (7) Mailbox Interrupt Mask Register (MBIMR) The MBIMR1 and MBIMR0 are 16-bit read / write registers. The MBIMR only prevents the setting of IRR related to the Mailbox activities, that are IRR[1] - Data Frame Received Interrupt, IRR[2] - Remote Frame Request Interrupt, IRR[8] - Mailbox Empty Interrupt, and IRR[9] - Message OverRun/OverWrite Interrupt. If a mailbox is configured as receive, a mask at the corresponding bit position prevents the generation of a receive interrupt (IRR[1] and IRR[2] and IRR[9]) but does not prevent the setting of the corresponding bit in the RXPR or RFPR or UMSR. Similarly when a mailbox has been configured for transmission, a mask prevents the generation of an Interrupt signal and setting of an Mailbox Empty Interrupt due to successful transmission or abortion of transmission (IRR[8]), however, it does not prevent the RCAN-ET from clearing the corresponding TXPR/TXCR bit + setting the TXACK bit for successful transmission, and it does not prevent the RCAN-ET from clearing the corresponding TXPR/TXCR bit + setting the ABACK bit for abortion of the transmission. A mask is set by writing a '1' to the corresponding bit position for the mailbox activity to be masked. At reset all mailbox interrupts are masked. * MBIMR0 Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MBIMR0[15:0] Initial value: 1 R/W: R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W Bit 15 to 0 -- Enable or disable interrupt requests from individual Mailbox-15 to Mailbox-0 respectively. Bit[15:0]: MBIMR0 Description 0 1 Interrupt Request from IRR1/IRR2/IRR8/IRR9 enabled Interrupt Request from IRR1/IRR2/IRR8/IRR9 disabled (initial value) Rev. 2.00 Sep. 10, 2008 Page 764 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) (8) Unread Message Status Register (UMSR) www..com This register is a 16-bit read/conditionally write register and it records the mailboxes whose contents have not been accessed by the CPU prior to a new message being received. If the CPU has not cleared the corresponding bit in the RXPR or RFPR when a new message for that mailbox is received, the corresponding UMSR bit is set to '1'. This bit may be cleared by writing a '1' to the corresponding bit location in the UMSR. Writing a '0' has no effect. If a mailbox is configured as transmit box, the corresponding UMSR will not be set. * UMSR0 Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 UMSR0[15:0] Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* Bit 15 to 0 -- Indicate that an unread received message has been overwritten or overrun condition has occurred for Mailboxes 15 to 0. Bit[15:0]: UMSR0 0 1 Description [Clearing Condition] Writing '1' (initial value) Unread received message is overwritten by a new message or overrun condition [Setting Condition] When a new message is received before RXPR or RFPR is cleared Rev. 2.00 Sep. 10, 2008 Page 765 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.4 19.4.1 Application Note www..com Test Mode Settings The RCAN-ET has various test modes. The register TST[2:0] (MCR[10:8]) is used to select the RCAN-ET test mode. The default (initialised) settings allow RCAN-ET to operate in Normal mode. The following table is examples for test modes. Test Mode can be selected only while in configuration mode. The user must then exit the configuration mode (ensuring BCR0/BCR1 is set) in order to run the selected test mode. Bit10: TST2 0 0 0 0 1 1 1 1 Bit9: TST1 0 0 1 1 0 0 1 1 Bit8: TST0 0 1 0 1 0 1 0 1 Description Normal Mode (initial value) Listen-Only Mode (Receive-Only Mode) Self Test Mode 1 (External) Self Test Mode 2 (Internal) Write Error Counter Error Passive Mode setting prohibited setting prohibited Normal Mode: Listen-Only Mode: RCAN-ET operates in the normal mode. ISO-11898 requires this mode for baud rate detection. The Error Counters are cleared and disabled so that the TEC/REC does not increase the values, and the Tx Output is disabled so that RCAN-ET does not generate error frames or acknowledgment bits. IRR13 is set when a message error occurs. RCAN-ET generates its own Acknowledge bit, and can store its own messages into a reception mailbox (if required). The Rx/Tx pins must be connected to the CAN bus. RCAN-ET generates its own Acknowledge bit, and can store its own messages into a reception mailbox (if required). The Rx/Tx pins do not need to be connected to the CAN bus or any external devices, as the internal Tx is looped back to the internal Rx. Tx pin outputs only recessive bits and Rx pin is disabled. Self Test Mode 1: Self Test Mode 2: Rev. 2.00 Sep. 10, 2008 Page 766 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Write Error Counter: TEC/REC can be written in this mode. RCAN-ET can be forced to become an Error Passive mode by writing a value greater than 127 into www..com the Error Counters. The value written into TEC is used to write into REC, so only the same value can be set to these registers. Similarly, RCAN-ET can be forced to become an Error Warning by writing a value greater than 95 into them. RCAN-ET needs to be in Halt Mode when writing into TEC/REC (MCR1 must be "1" when writing to the Error Counter). Furthermore this test mode needs to be exited prior to leaving Halt mode.Error Passive Mode: RCAN-ET can be forced to enter Error Passive mode. Note: the REC will not be modified by implementing this Mode. However, once running in Error Passive Mode, the REC will increase normally should errors be received. In this Mode, RCAN-ET will enter BusOff if TEC reaches 256 (Dec). However when this mode is used RCAN-ET will not be able to become Error Active. Consequently, at the end of the Bus Off recovery sequence, RCAN-ET will move to Error Passive and not to Error Active When message error occurs, IRR13 is set in all test modes. 19.4.2 Configuration of RCAN-ET RCAN-ET is considered in configuration mode or after a H/W (Power On Reset)/ S/W (MCR[0]) reset or when in Halt mode. In both conditions RCAN-ET cannot join the CAN Bus activity and configuration changes have no impact on the traffic on the CAN Bus. * After a Reset request The following sequence must be implemented to configure the RCAN-ET after (S/W or H/W) reset. After reset, all the registers are initialised, therefore, RCAN-ET needs to be configured before joining the CAN bus activity. Please read the notes carefully. Rev. 2.00 Sep. 10, 2008 Page 767 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Reset Sequence Configuration Mode Power On/SW Reset*1 www..com No MCR[0] = 1 (automatically in hardware reset only) GSR[3] = 0? Yes IRR[0] = 1, GSR[3] = 1 (automatically) clear IRR[0] Bit RCAN-ET is in Tx_Rx Mode Set TXPR to start transmission or stay idle to receive Configure MCR[15] Transmission_Reception (Tx_Rx) Mode Detect 11 recessive bits and Join the CAN bus activity Clear Required IMR Bits Mailbox Setting (STD-ID, EXT-ID, LAFM, DLC, RTR, IDE, MBC, MBIMR, DART, ATX, NMC, Message-Data)*2 Set Bit Timing (BCR) Receive*3 Transmit*3 Clear MCR[0] Notes: 1. 2. 3. SW reset could be performed at any time by setting MCR[0] = 1. Mailboxes are comprised of RAMs, therefore, please initialise all the mailboxes enabled by MBC. If there is no TXPR set, RCAN-ET will receive the next incoming message. If there is a TXPR(s) set, RCAN-ET will start transmission of the message and will be arbitrated by the CAN bus. If it loses the arbitration, it will become a receiver. Figure 19.8 Reset Sequence Rev. 2.00 Sep. 10, 2008 Page 768 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) * Halt mode When RCAN-ET is in Halt mode, it cannot take part to the CAN bus activity. Consequently www..com the user can modify all the requested registers without influencing existing traffic on the CAN Bus. It is important for this that the user waits for the RCAN-ET to be in halt mode before to modify the requested registers - note that the transition to Halt Mode is not always immediate (transition will occurs when the CAN Bus is idle or in intermission). After RCAN-ET transit to Halt Mode, GSR4 is set. Once the configuration is completed the Halt request needs to be released. RCAN-ET will join CAN Bus activity after the detection of 11 recessive bits on the CAN Bus. * Sleep mode When RCAN-ET is in sleep mode the clock for the main blocks of the IP is stopped in order to reduce power consumption. Only the following user registers are clocked and can be accessed: MCR, GSR, IRR and IMR. Interrupt related to transmission (TXACK and ABACK) and reception (RXPR and RFPR) cannot be cleared when in sleep mode (as TXACK, ABACK, RXPR and RFPR are not accessible) and must to be cleared beforehand. The following diagram shows the flow to follow to move RCAN-ET into sleep mode. Rev. 2.00 Sep. 10, 2008 Page 769 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Sleep Mode Sequence flow www..com Halt Request Write MCR[1] = 1 : Hardware operation GSR[4] = 1? Yes IRR[0] = 1 No User monitor : Manual operation Write IRR[0] = 1 IRR[0] = 0 Sleep Request Write MCR[1] = 0 & MCR[5] = 1 IRR[0] = 1 Write IRR[0] = 1 IRR0 = 0 Sleep Mode CAN Bus Activity Yes IRR[12] = 1 No CLK is STOP Only MCR, GSR, IRR, IMR can be accessed. MCR[7] = 1? Yes No Write IRR[12] = 1 IRR[12] = 0 MCR[5] = 0 Write MCR[5] = 0 Write IRR[12] = 1 IRR[12] = 0 GSR4 = 0? Yes Transmission/Reception Mode No User monitor Rev. 2.00 Sep. 10, 2008 Page 770 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Figure 19.9 - Halt Mode / Sleep Mode shows allowed state transition. Please don't set MCR5 (Sleep Mode) without entering Halt Mode. After MCR1 is set, please don't clear it before GSR4 is set and RCAN-ET enters Halt Mode. Power On/SW Reset www..com Reset clear MCR0 and GSR3 = 0 clear MCR1 and MCR5 set MCR1*3 Transmission Reception clear MCR5*1 Halt Request clear MCR5 set MCR1*4 except Transmitter/Receiver/BusOff, if MCR6 = 0 BusOff or except Transmitter/Receiver, if MCR6 = 1 Halt Mode set MCR5 clear MCR1*2 Sleep Mode Figure 19.9 Halt Mode / Sleep Mode Notes: 1. MCR5 can be cleared by automatically by detecting a dominant bit on the CAN Bus if MCR7 is set or by writing "0" 2. MCR1 is cleared in SW. Clearing MCR1 and setting MCR5 have to be carried out by the same instruction. 3. MCR1 must not be cleared in SW, before GSR4 is set. MCR1 can be set automatically in HW when RCAN-ET moves to Bus Off and MCR14 and MCR6 are both set. 4. When MCR5 is cleared and MCR1 is set at the same time, RCAN-ET moves to Halt Request. Right after that, it moves to Halt Mode with no reception/transmission. The following table shows conditions to access registers. Rev. 2.00 Sep. 10, 2008 Page 771 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) RCAN-ET Registers MCR Status Mode GSR Reset yes IRR IMR yes yes BCR yes no* 1 MBIMR yes yes mailbox mailbox mailbox www..com Flag_register (ctrl0, LAFM) (data) (ctrl1) yes yes yes no* 1 yes yes* 2 yes 2 Transmission yes Reception Halt Request Halt Sleep yes yes yes* no* 1 yes* 2 yes yes no* no 1 yes no yes no yes no yes no yes no Notes: 1. No hardware protection 2. When TXPR is not set. Rev. 2.00 Sep. 10, 2008 Page 772 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.4.3 Message Transmission Sequence www..com * Message Transmission Request The following sequence is an example to transmit a CAN frame onto the bus. As described in the previous register section, please note that IRR8 is set when one of the TXACK or ABACK bits is set, meaning one of the Mailboxes has completed its transmission or transmission abortion and is now ready to be updated for the next transmission, whereas, the GSR2 means that there is currently no transmission request made (No TXPR flags set). RCAN-ET is in Tx_Rx Mode (MBC[x] = 0) Mailbox[x] is ready to be updated for next transmission Update Message Data of Mailbox[x] Clear TXACK[x] Yes Write '1' to the TXPR[x] bit at any desired time TXACK[x] = 1? No Waiting for interrupt Internal Arbitration 'x' Highest Priority? Yes No Yes No IRR8 = 1? Waiting for interrupt Transmission Start CAN Bus Arbitration Acknowledge Bit CAN Bus Figure 19.10 Transmission Request Rev. 2.00 Sep. 10, 2008 Page 773 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) * Internal Arbitration for transmission The following diagram explains how RCAN-ET manages to schedule transmission-requested www..com messages in the correct order based on the CAN identifier. 'Internal arbitration' picks up the highest priority message amongst transmit-requested messages. Transmission Frame-1 CAN bus state RCAN-ET scheduler state Scheduler start point Bus Idle SOF Message EOF Interm SOF Reception Frame-2 Message Transmission Frame-3 EOF Interm SOF Tx/Rx Arb for Frame-3 Tx Arb for Tx/Rx Arb for Frame-1 Frame-1 Tx Arb for Frame-3 Tx/Rx Arb for Frame-3/2 Tx Arb for Frame-3 TXPR/TXCR/ Error/Arb-Lost Set Point 1-1 1-2 2-1 2-2 3-1 3-2 Interm: SOF: EOF: Message: Intermission Field Start Of Frame End Of Frame Arbitration + Control + Data + CRC + Ack Field Figure 19.11 Internal Arbitration for Transmission The RCAN-ET has two state machines. One is for transmission, and the other is for reception. 1-1: When a TXPR bit(s) is set while the CAN bus is idle, the internal arbitration starts running immediately and the transmission is started. 1-2: Operations for both transmission and reception starts at SOF. Since there is no reception frame, RCAN-ET becomes transmitter. 2-1: At crc delimiter, internal arbitration to search next message transmitted starts. 2-2: Operations for both transmission and reception starts at SOF. Because of a reception frame with higher priority, RCAN-ET becomes receiver. Therefore, Reception is carried out instead of transmitting Frame-3. 3-1: At crc delimiter, internal arbitration to search next message transmitted starts. 3-2: Operations for both transmission and reception starts at SOF. Since a transmission frame has higher priority than reception one, RCAN-ET becomes transmitter. Internal arbitration for the next transmission is also performed at the beginning of each error delimiter in case of an error is detected on the CAN Bus. It is also performed at the beginning of error delimiters following overload frame. Rev. 2.00 Sep. 10, 2008 Page 774 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) As the arbitration for transmission is performed at CRC delimiter, in case a remote frame request is received into a Mailbox with ATX=1 the answer can join the arbitration for transmission only at www..com the following Bus Idle, CRC delimiter or Error Delimiter. Depending on the status of the CAN bus, following the assertion of the TXCR, the corresponding Message abortion can be handled with a delay of maximum 1 CAN Frame. Rev. 2.00 Sep. 10, 2008 Page 775 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.4.4 Message Receive Sequence www..com The diagram below shows the message receive sequence. CAN Bus End Of Arbitration Field RCAN-ET IDLE End Of Frame Valid CAN-ID Received N=N-1 Loop (N = 15; N 0; N = N - 1) Compare ID with Mailbox[N] + LAFM[N] (if MBC is config to receive) Yes ID Matched? Yes No No Yes N = 0? Valid CAN Frame Received Exit Interrupt Service Routine Check and clear UMSR[N] ** Check and clear UMSR[N] ** RXPR[N] (RFPR[N]) Already Set? Yes No Write 1 to RXPR[N] Write 1 to RFPR[N] Store Mailbox-Number[N] and go back to idle state Read Mailbox[N] Read Mailbox[N] OverWrite MSG OverWrite or OverRun? (NMC) OverRun Read RXPR[N] = 1 Read RFPR[N] = 1 *Store Message by Overwriting *Set UMSR *Set IRR9 (if MBIMR[N] = 0) *Generate Interrupt Signal (if IMR9 = 0) *Set RXPR[N] (RFPR[N]) *Set IRR1 (IRR2) (if MBIMR[N] = 0) *Generate Interrupt Signal (if IMR1 (IMR2) = 0) Yes IRR[1] set? No *Reject Message *Set UMSR *Set IRR9 (if MBIMR[N] = 0) *Generate Interrupt Signal (if IMR9 = 0) *Set RXPR[N] (RFPR[N]) * *Store Message *Set RXPR[N] (RFPR[N]) *Set IRR1 (IRR2) (if MBIMR[N] = 0) *Generate Interrupt Signal (if IMR1 (IMR2) = 0) Read IRR Interrupt signal Interrupt signal Interrupt signal CPU received interrupt due to CAN Message Reception Notes: 1. Only if CPU clears RXPR[N]/RFPR[N] at the same time that UMSR is set in overrun, RXPR[N]/RFPR[N] may be set again even though the message has not been updated. 2. In case overwrite configuration (NMC = 1) is used for the Mailbox N the message must be discarded when UMSR[N] = 1, UMSR[N] cleared and the full Interrupt Service Routine started again. In case of overrun configuration (NMC = 0) is used clear again RXPR[N]/RFPR[N]/ UMSR[N] when UMSR[N] = 1 and consider the message obsolate. Figure 19.12 Message Receive Sequence Rev. 2.00 Sep. 10, 2008 Page 776 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) When RCAN-ET recognises the end of the Arbitration field while receiving a message, it starts comparing the received identifier to the identifiers set in the Mailboxes, starting from Mailbox-15 www..com down to Mailbox-0. It first checks the MBC if it is configured as a receive box, and reads LAFM, and reads the CAN-ID of Mailbox-15 (if configured as receive) to finally compare them to the received ID. If it does not match, the same check takes place at Mailbox-14 (if configured as receive). Once RCAN-ET finds a matching identifier, it stores the number of Mailbox-[N] into an internal buffer, stops the search, and goes back to idle state, waiting for the EndOfFrame (EOF) to come. When the 6th bit of EOF is notified by the CAN Interface logic, the received message is written or abandoned, depending on the NMC bit. No modification of configuration during communication is allowed. Entering Halt Mode is one of ways to modify configuration. If it is written into the corresponding Mailbox, including the CAN-ID, i.e., there is a possibility that the CAN-ID is overwritten by a different CAN-ID of the received message due to the LAFM used. This also implies that, if the identifier of a received message matches to ID + LAFM of 2 or more Mailboxes, the higher numbered Mailbox will always store the relevant messages and the lower numbered Mailbox will never receive messages. Therefore, the settings of the identifiers and LAFMs need to be carefully selected. With regards to the reception of data and remote frames described in the above flow diagram the clearing of the UMSR flag after the reading of IRR is to detect situations where a message is overwritten by a new incoming message stored in the same mailbox while the interrupt service routine is running. If during the final check of UMSR a overwrite condition is detected the message needs to be discarded and read again. In case UMSR is set and the Mailbox is configured for overrun (NMC = 0) the message is still valid, however it is obsolete as it is not reflecting the latest message monitored on the CAN Bus. Please access the full Mailbox content before clearing the related RXPR/RFPR flag. Please note that in the case a received remote frame is overwritten by a data frame, both the remote frame request interrupt (IRR2) and data frame received interrupt (IRR1) and also the Receive Flags (RXPR and RFPR) are set. In an analogous way, the overwriting of a data frame by a remote frame, leads to setting both IRR2 and IRR1. In the Overrun Mode (NMC = '0'), only the first Mailbox will cause the flags to be asserted. So, if a Data Frame is initially received, then RXPR and IRR1 are both asserted. If a Remote Frame is then received before the Data Frame has been read, then RFPR and IRR2 are NOT set. In this case UMSR of the corresponding Mailbox will still be set. Rev. 2.00 Sep. 10, 2008 Page 777 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.4.5 Reconfiguration of Mailbox www..com When re-configuration of Mailboxes is required, the following procedures should be taken. * Change configuration of transmit box Two cases are possible. Change of ID, RTR, IDE, LAFM, Data, DLC, NMC, ATX, DART This change is possible only when MBC=3'b000. Confirm that the corresponding TXPR is not set. The configuration (except MBC bit) can be changed at any time. Change from transmit to receive configuration (MBC) Confirm that the corresponding TXPR is not set. The configuration can be changed only in Halt or reset state. Please note that it might take longer for RCAN-ET to transit to halt state if it is receiving or transmitting a message (as the transition to the halt state is delayed until the end of the reception/transmission), and also RCAN-ET will not be able to receive/transmit messages during the Halt state. In case RCAN-ET is in the Bus Off state the transition to halt state depends on the configuration of the bit 6 of MCR and also bit and 14 of MCR. * Change configuration (ID, RTR, IDE, LAFM, Data, DLC, NMC, ATX, DART, MBC) of receiver box or Change receiver box to transmitter box The configuration can be changed only in Halt Mode. RCAN-ET will not lose a message if the message is currently on the CAN bus and RCAN-ET is a receiver. RCAN-ET will be moving into Halt Mode after completing the current reception. Please note that it might take longer if RCAN-ET is receiving or transmitting a message (as the transition to the halt state is delayed until the end of the reception/transmission), and also RCAN-ET will not be able to receive/transmit messages during the Halt Mode. In case RCAN-ET is in the Bus Off state the transition to halt mode depends on the configuration of the bit 6 and 14 of MCR. Rev. 2.00 Sep. 10, 2008 Page 778 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) Method by Halt Mode www..com RCAN-ET is in Tx_Rx Mode Set MCR[1] (Halt Mode) Finish current session Yes Is RCAN-ET Transmitter, Receiver or Bus Off? No Generate interrupt (IRR0) Read IRR0 & GSR4 as '1' RCAN-ET is in Halt Mode Change ID or MBC of Mailbox Clear MCR1 RCAN-ET is in Tx_Rx Mode The shadowed boxes need to be done by S/W (host processor) Figure 19.13 Change ID of Receive Box or Change Receive Box to Transmit Box Rev. 2.00 Sep. 10, 2008 Page 779 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.5 Interrupt Sources www..com Table 19.2 lists the RCAN-ET interrupt sources. With the exception of the reset processing interrupt (IRR0) by a power-on reset, these sources can be masked. Masking is implemented using the mailbox interrupt mask register 0 (MBIMR0) and interrupt mask register (IMR). For details on the interrupt vector of each interrupt source, see section 6, Interrupt Controller (INTC). Table 19.2 RCAN-ET Interrupt Sources Module RCAN-ET_0 Interrupt Description ERS_0 Error Passive Mode (TEC 128 or REC 128) Bus Off (TEC 256)/Bus Off recovery Error warning (TEC 96) Error warning (REC 96) OVR_0 Message error detection Reset/halt/CAN sleep transition Overload frame transmission Unread message overwrite (overrun) Detection of CAN bus operation in CAN sleep mode RM0_0*2 RM1_0* SLE_0 2 Interrupt Flag IRR5 IRR6 IRR3 IRR4 IRR13*1 IRR0 IRR7 IRR9 IRR12 IRR1*3 IRR2* IRR8 3 DTC Activation Not possible Data frame reception Remote frame reception Message transmission/transmission disabled (slot empty) Possible*4 Not possible Notes: 1. Available only in Test Mode. 2. RM0_0 is an interrupt generated by the remote request pending flag for mailbox 0 (RFPR0[0]) or the data frame receive flag for mailbox 0 (RXPR0[0]). RM1_0 is an interrupt generated by the remote request pending flag for mailbox n (RFPR0[n]) or the data frame receive flag for mailbox n (RXPR0[n]) (n = 1 to 15). 3. IRR1 is a data frame received interrupt flag for mailboxes 0 to 15, and IRR2 is a remote frame request interrupt flag for mailboxes 0 to 15. 4. The DTC can be activated only by the RM0_0 interrupt. Rev. 2.00 Sep. 10, 2008 Page 780 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.6 DTC Interface www..com The DTC can be activated by the reception of a message in RCAN-ET mailbox 0. When DTC transfer ends after DTC activation has been set, flags of RXPR0 and RFPR0 are cleared automatically. An interrupt request due to a receive interrupt from the RCAN-ET cannot be sent to the CPU in this case. Figure 19.14 shows a DTC transfer flowchart. DTC initialization DTC enable register setting DTC register information setting : Settings by user : Processing by hardware Message reception in RCAN-ET mailbox 0 DTC activation End of DTC transfer? No Yes RXPR and RFPR flags clearing Transfer counter = 0 or DISEL = 1? Yes No Interrupt to CPU END Figure 19.14 DTC Transfer Flowchart Rev. 2.00 Sep. 10, 2008 Page 781 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.7 CAN Bus Interface www..com A bus transceiver IC is necessary to connect this LSI to a CAN bus. A Renesas HA13721 transceiver IC and its compatible products are recommended. Figure 19.15 shows a sample connection diagram. This LSI 120 Vcc HA13721 CTx0 Txd MODE GND CANH CAN bus Vcc CRx0 CANL NC Rxd 120 [Legend] NC: No Connection Figure 19.15 High-Speed CAN Interface Using HA13721 Rev. 2.00 Sep. 10, 2008 Page 782 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.8 19.8.1 Usage Notes www..com Module Stop Mode The clock supply to RCAN-ET can be stopped or started by using the standby control register 3 (STBCR3). With the initial value, the clock supply is stopped. Access to the RCAN-ET registers should be made only after releasing RCAN-ET from module stop mode. 19.8.2 Reset RCAN-ET can be reset by hardware reset or software reset. * Hardware reset RCAN-ET is reset to the initial state by power-on reset or on entering module stop mode or software standby mode. * Software reset By setting the MCR0 bit in Master Control Register (MCR), RCAN-ET registers, excluding the MCR0 bit, and the CAN communication circuitry are initialized. Since the IRR0 bit in Interrupt Request Register (IRR) is set by the initialization upon reset, it should be cleared while RCAN-ET is in configuration mode during the reset sequence. The areas except for message control field 1 (CONTROL1) of mailboxes are not initialized by reset because they are in RAM. After power-on reset, all mailboxes should be initialized while RCAN-ET is in configuration mode during the reset sequence. 19.8.3 CAN Sleep Mode In CAN sleep mode, the clock supply to the major parts in the module is stopped. Therefore, do not make access in CAN sleep mode except for access to the MCR, GSR, IRR, and IMR registers. 19.8.4 Register Access If the mailbox area is accessed while the CAN communication circuitry in RCAN-ET is storing a received CAN bus frame in a mailbox, a 0 to five peripheral clock cycles of wait state is generated. Rev. 2.00 Sep. 10, 2008 Page 783 of 1130 REJ09B0402-0200 Section 19 Controller Area Network (RCAN-ET) 19.8.5 Interrupts www..com As shown in table 19.2, a Mailbox 0 receive interrupt can activate the DTC. If configured such that the DTC is activated by a Mailbox 0 receive interrupt and clearing of the interrupt source flag upon DTC transfer is enabled, use block transfer mode and read the whole Mailbox 0 message up to the message control field 1 (CONTROL1). Rev. 2.00 Sep. 10, 2008 Page 784 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Section 20 Pin Function Controller (PFC) www..com The pin function controller (PFC) is composed of registers that are used to select the functions of multiplexed pins and assign pins to be inputs or outputs. Tables 20.1 to 20.9 list the multiplexed pins of this LSI. Tables 20.10 to 20.12 list the pin functions in each operating mode. Table 20.1 SH7136 Multiplexed Pins (Port A) Port A Function 1 (Related Module) PA0 I/O (port) PA1 I/O (port) PA2 I/O (port) PA3 I/O (port) PA4 I/O (port) PA5 I/O (port) PA6 I/O (port) PA7 I/O (port) PA8 I/O (port) PA9 I/O (port) PA10 I/O (port) PA11 I/O (port) PA12 I/O (port) PA13 I/O (port) PA14 I/O (port) PA15 I/O (port) Function 2 (Related Module) POE0 input (POE) POE1 input (POE) IRQ0 input (INTC) IRQ1 input (INTC) IRQ2 input (INTC) IRQ3 input (INTC) UBCTRG output (UBC) TCLKB input (MTU2) TCLKC input (MTU2) TCLKD input (MTU2) RXD0 input (SCI) TXD0 output (SCI) SCK0 I/O (SCI) SCK1 I/O (SCI) RXD1 input (SCI) TXD1 output (SCI) Function 3 (Related Module) RXD0 input (SCI) TXD0 output (SCI) POE2 input (POE) RXD1 input (SCI) TXD1 output (SCI) SCK1 I/O (SCI) TCLKA input (MTU2) POE5 input (POE) POE6 input (POE) POE8 input (POE) ADTRG input (A/D) SCS I/O (SSU) SSCK I/O (SSU) SSI I/O (SSU) SSO I/O (SSU) Function 4 (Related Module) SCK0 I/O (SCI) POE4 input (POE) SCK2 I/O (SCI) RXD2 input (SCI) TXD2 output (SCI) Rev. 2.00 Sep. 10, 2008 Page 785 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.2 SH7137 Multiplexed Pins (Port A) Port A Function 1 (Related Module) PA0 I/O (port) PA1 I/O (port) PA2 I/O (port) PA3 I/O (port) PA4 I/O (port) PA5 I/O (port) PA6 I/O (port) PA7 I/O (port) PA8 I/O (port) PA9 I/O (port) PA10 I/O (port) PA11 I/O (port) PA12 I/O (port) PA13 I/O (port) PA14 I/O (port) PA15 I/O (port) Function 2 (Related Module) A0 output (BSC) A1 output (BSC) A2 output (BSC) A3 output (BSC) A4 output (BSC) A5 output (BSC) RD output (BSC) TCLKB input (MTU2) WRL output (BSC) WAIT input (BSC) A6 output (BSC) A7 output (BSC) A8 output (BSC) A9 output (BSC) A10 output (BSC) CK output (CPG) Function 3 (Related Module) POE0 input (POE) POE1 input (POE) IRQ0 input (INTC) IRQ1 input (INTC) IRQ2 input (INTC) IRQ3 input (INTC) UBCTRG output (UBC) POE5 input (POE) TCLKC input (MTU2) TCLKD input (MTU2) RXD0 input (SCI) TXD0 output (SCI) SCK0 I/O (SCI) SCK1 I/O (SCI) RXD1 input (SCI) TXD1 output (SCI) www..com Function 4 Function 5 (Related Module) (Related Module) RXD0 input (SCI) TXD0 output (SCI) POE2 input (POE) RXD1 input (SCI) TXD1 output (SCI) SCK1 I/O (SCI) TCLKA input (MTU2) SCK2 I/O (SCI) POE6 input (POE) POE8 input (POE) ADTRG input (A/D) SCS I/O (SSU) SSCK I/O (SSU) SSI I/O (SSU) SSO I/O (SSU) SCK0 I/O (SCI) POE4 input (POE) RXD2 input (SCI) TXD2 output (SCI) Table 20.3 SH7136 Multiplexed Pins (Port B) Function 1 Function 2 Port (Related Module) (Related Module) B PB2 I/O (port) PB3 I/O (port) PB4 I/O (port) PB5 I/O (port) PB6 I/O (port) PB7 I/O (port) IRQ0 input (INTC) IRQ1 input (INTC) IRQ2 input (INTC) IRQ3 input (INTC) Function 3 Function 4 (Related Module) (Related Module) POE0 input (POE) POE1 input (POE) POE4 input (POE) POE5 input (POE) TIC5VS input (MTU2S) TIC5V input (MTU2) TIC5US input (MTU2S) TIC5U input (MTU2) Function 5 (Related Module) SCL I/O (I2C2) SDA I/O (I2C2) CTx0 output (RCAN-ET) CRx0 input (RCAN-ET) Rev. 2.00 Sep. 10, 2008 Page 786 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.4 SH7137 Multiplexed Pins (Port B) Function 1 (Related Port Module) B PB0 I/O (port) Function 2 (Related Module) BACK output (BSC) Function 3 (Related Module) TIC5WS input (MTU2S) Function 4 (Related Module) POE0 input (POE) POE1 input (POE) POE4 input (POE) POE5 input (POE) www..com 6 Function 5 Function (Related (Related Module) Module) TIC5VS input (MTU2S) TIC5V input (MTU2) TIC5US input (MTU2S) TIC5U input (MTU2) SCL I/O (I2C2) SDA I/O (I2C2) PB1 I/O (port) PB2 I/O (port) BREQ input (BSC) TIC5W input (MTU2) A16 output (BSC) IRQ0 input (INTC) PB3 I/O (port) A17 output (BSC) IRQ1 input (INTC) PB4 I/O (port) A18 output (BSC) IRQ2 input (INTC) PB5 I/O (port) A19 output (BSC) WAIT input (BSC) CS1 output (BSC) IRQ3 input (INTC) PB6 I/O (port) CTx0 output (RCAN-ET) CRx0 input (RCAN-ET) PB7 I/O (port) Table 20.5 SH7137 Multiplexed Pins (Port D) Port D Function 1 (Related Module) PD0 I/O (port) PD1 I/O (port) PD2 I/O (port) PD3 I/O (port) PD4 I/O (port) PD5 I/O (port) PD6 I/O (port) PD7 I/O (port) PD8 I/O (port) PD9 I/O (port) PD10 I/O (port) Function 2 (Related Module) D0 I/O (BSC) D1 I/O (BSC) D2 I/O (BSC) D3 I/O (BSC) D4 I/O (BSC) D5 I/O (BSC) D6 I/O (BSC) D7 I/O (BSC) SCK2 I/O (SCI) SSI I/O (SSU) SSO I/O (SSU) Function 3 (Related Module) RXD0 input (SCI) TXD0 output (SCI) SCK0 I/O (SCI) RXD1 input (SCI) TXD1 output (SCI) SCK1 I/O (SCI) RXD2 input (SCI) TXD2 output (SCI) SSCK I/O (SSU) Function 4 (Related Module) SCS I/O (SSU) Rev. 2.00 Sep. 10, 2008 Page 787 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.6 SH7136 Multiplexed Pins (Port E) Function 1 Port E (Related Module) PE0 I/O (port) PE1 I/O (port) PE2 I/O (port) PE3 I/O (port) PE4 I/O (port) PE5 I/O (port) PE6 I/O (port) PE7 I/O (port) PE8 I/O (port) PE9 I/O (port) PE10 I/O (port) PE11 I/O (port) PE12 I/O (port) PE13 I/O (port) PE14 I/O (port) PE15 I/O (port) PE16 I/O (port) PE17 I/O (port) PE18 I/O (port) PE19 I/O (port) PE20 I/O (port) PE21 I/O (port) Function 2 (Related Module) TIOC0A I/O (MTU2) TIOC0B I/O (MTU2) TIOC0C I/O (MTU2) TIOC0D I/O (MTU2) TIOC1A I/O (MTU2) TIOC1B I/O (MTU2) TIOC2A I/O (MTU2) TIOC2B I/O (MTU2) TIOC3A I/O (MTU2) TIOC3B I/O (MTU2) TIOC3C I/O (MTU2) TIOC3D I/O (MTU2) TIOC4A I/O (MTU2) TIOC4B I/O (MTU2) TIOC4C I/O (MTU2) TIOC4D I/O (MTU2) TIOC3BS I/O (MTU2S) TIOC3DS I/O (MTU2S) TIOC4AS I/O (MTU2S) TIOC4BS I/O (MTU2S) TIOC4CS I/O (MTU2S) TIOC4DS I/O (MTU2S) Function 3 (Related Module) RXD0 input (SCI) TXD0 output (SCI) SCK0 I/O (SCI) RXD1 input (SCI) TXD1 output (SCI) SCK1 I/O (SCI) MRES input (INTC) IRQOUT output (INTC) ASEBRKAK output (E10A) TCK input (H-UDI) TDI input (H-UDI) TDO output (H-UDI) TMS input (H-UDI) TRST input (H-UDI) www..com Function 4 (Related Module) ASEBRK input (E10A) Rev. 2.00 Sep. 10, 2008 Page 788 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.7 SH7137 Multiplexed Pins (Port E) Function 1 Port E (Related Module) PE0 I/O (port) PE1 I/O (port) PE2 I/O (port) PE3 I/O (port) PE4 I/O (port) PE5 I/O (port) PE6 I/O (port) PE7 I/O (port) PE8 I/O (port) PE9 I/O (port) PE10 I/O (port) PE11 I/O (port) PE12 I/O (port) PE13 I/O (port) PE14 I/O (port) PE15 I/O (port) PE16 I/O (port) Function 2 (Related Module) TIOC0A I/O (MTU2) TIOC0B I/O (MTU2) TIOC0C I/O (MTU2) TIOC0D I/O (MTU2) A11 output (BSC) A12 output (BSC) A13 output (BSC) A14 output (BSC) A15 output (BSC) TIOC3B I/O (MTU2) CS0 output (BSC) TIOC3D I/O (MTU2) TIOC4A I/O (MTU2) TIOC4B I/O (MTU2) TIOC4C I/O (MTU2) TIOC4D I/O (MTU2) WAIT input (BSC) Function 3 (Related Module) RXD0 input (SCI) TXD0 output (SCI) SCK0 I/O (SCI) TIOC1A I/O (MTU2) TIOC1B I/O (MTU2) TIOC2A I/O (MTU2) TIOC2B I/O (MTU2) TIOC3A I/O (MTU2) TIOC3C I/O (MTU2) MRES input (INTC) IRQOUT output (INTC) TIOC3BS I/O (MTU2S) www..com Function 4 Function 5 (Related Module) RXD1 input (SCI) TXD1 output (SCI) SCK1 I/O (SCI) ASEBRKAK output (E10A) (Related Module) ASEBRK input (E10A) PE17 I/O (port) PE18 I/O (port) PE19 I/O (port) PE20 I/O (port) PE21 I/O (port) CS0 output (BSC) CS1 output (BSC) RD output (BSC) TIOC4CS I/O (MTU2S) WRL output (BSC) TIOC3DS I/O (MTU2S) TIOC4AS I/O (MTU2S) TIOC4BS I/O (MTU2S) TMS input (H-UDI) TIOC4DS I/O (MTU2S) TCK input (H-UDI) TDI input (H-UDI) TDO output (H-UDI) TRST input (H-UDI) Rev. 2.00 Sep. 10, 2008 Page 789 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.8 SH7136 Multiplexed Pins (Port F) Port F Function 1 (Related Module) PF0 input (port) PF1 input (port) PF2 input (port) PF3 input (port) PF8 input (port) PF9 input (port) PF10 input (port) PF11 input (port) PF12input (port) PF13 input (port) PF14 input (port) PF15 input (port) www..com Function 2 (Related Module) AN0 input (A/D) AN1 input (A/D) AN2 input (A/D) AN3 input (A/D) AN8 input (A/D) AN9 input (A/D) AN10 input (A/D) AN11 input (A/D) AN12 input (A/D) AN13 input (A/D) AN14 input (A/D) AN15 input (A/D) Note: During A/D conversion, the AN input function is enabled. Rev. 2.00 Sep. 10, 2008 Page 790 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.9 SH7137 Multiplexed Pins (Port F) Port F Function 1 (Related Module) PF0 input (port) PF1 input (port) PF2 input (port) PF3 input (port) PF4 input (port) PF5 input (port) PF6 input (port) PF7 input (port) PF8 input (port) PF9 input (port) PF10 input (port) PF11 input (port) PF12input (port) PF13 input (port) PF14 input (port) PF15 input (port) www..com Function 2 (Related Module) AN0 input (A/D) AN1 input (A/D) AN2 input (A/D) AN3 input (A/D) AN4 input (A/D) AN5 input (A/D) AN6 input (A/D) AN7 input (A/D) AN8 input (A/D) AN9 input (A/D) AN10 input (A/D) AN11 input (A/D) AN12 input (A/D) AN13 input (A/D) AN14 input (A/D) AN15 input (A/D) Note: During A/D conversion, the AN input function is enabled. Rev. 2.00 Sep. 10, 2008 Page 791 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.10 SH7136 Pin Functions in Each Operating Mode Pin Name www..com Single-Chip Mode (MCU Mode 3) Pin No. 10, 27, 44, 57, 79 1, 13, 29, 49 15, 46 78 63 60 68 73 56 55 62 59 54 80 58 61 53 52 51 50 48 47 45 43 42 41 40 39 Initial Function Vcc Vss VCL AVcc AVss PLLVss AVrefh AVrefl EXTAL XTAL MD1 FWE* RES WDTOVF NMI ASEMD0* PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PA8 PA9 PA10 PA11 Functions Selectable by PFC Vcc Vss VCL AVcc AVss PLLVss AVrefh AVrefl EXTAL XTAL MD1 FWE* RES WDTOVF NMI ASEMD0* PA0/POE0/RXD0 PA1/POE1/TXD0 PA2/IRQ0/POE2/SCK0 PA3/IRQ1/RXD1 PA4/IRQ2/TXD1 PA5/IRQ3/SCK1 PA6/UBCTRG/TCLKA/POE4 PA7/TCLKB/POE5/SCK2 PA8/TCLKC/POE6/RXD2 PA9/TCLKD/POE8/TXD2 PA10/RXD0 PA11/TXD0/ADTRG Rev. 2.00 Sep. 10, 2008 Page 792 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Pin Name Single-Chip Mode (MCU Mode 3) www..com Pin No. 38 37 36 35 34 33 32 31 30 28 26 25 24 23 22 21 20 19 18 16 17 14 12 11 9 8 7 6 5 Initial Function PA12 PA13 PA14 PA15 PB2 PB3 PB4 PB5 PB6 PB7 PE0 PE1 PE2 PE3 PE4 PE5 PE6 PE7 PE8 PE9 PE10 PE11 PE12 PE13 PE14 PE15 Functions Selectable by PFC PA12/SCK0/SCS PA13/SCK1/SSCK PA14/RXD1/SSI PA15/TXD1/SSO PB2/IRQ0/POE0/TIC5VS/SCL PB3/IRQ1/POE1/TIC5V/SDA PB4/IRQ2/POE4/TIC5US PB5/IRQ3/POE5/TIC5U PB6/CTx0 PB7/CRx0 PE0/TIOC0A PE1/TIOC0B/RXD0 PE2/TIOC0C/TXD0 PE3/TIOC0D/SCK0 PE4/TIOC1A/RXD1 PE5/TIOC1B/TXD1 PE6/TIOC2A/SCK1 PE7/TIOC2B PE8/TIOC3A PE9/TIOC3B PE10/TIOC3C PE11/TIOC3D PE12/TIOC4A PE13/TIOC4B/MRES PE14/TIOC4C PE15/TIOC4D/IRQOUT PE16/(ASEBRKAK/ASEBRK*) PE16/TIOC3BS PE17/(TCK*) PE18/(TDI*) PE17/TIOC3DS PE18/TIOC4AS Rev. 2.00 Sep. 10, 2008 Page 793 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Pin Name Single-Chip Mode (MCU Mode www..com 3) Pin No. 4 3 2 77 76 75 74 72 71 70 69 67 66 65 64 Initial Function PE19/(TDO*) PE20/(TMS*) PE21/(TRST*) PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF8/AN8 PF9/AN9 PF10/AN10 PF11/AN11 PF12/AN12 PF13/AN13 PF14/AN14 PF15/AN15 Functions Selectable by PFC PE19/TIOC4BS PE20/TIOC4CS PE21/TIOC4DS PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF8/AN8 PF9/AN9 PF10/AN10 PF11/AN11 PF12/AN12 PF13/AN13 PF14/AN14 PF15/AN15 Note: * Fixed to TMS, TRST, TDI, TDO, TCK, and ASEBRKAK/ASEBRK when using the E10A (ASEMD0 = low). Rev. 2.00 Sep. 10, 2008 Page 794 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.11 SH7137 Pin Functions in Each Operating Mode (1) Pin Name www..com On-Chip ROM Disabled (MCU Mode 0) Pin No. 3, 11, 36, 48, 57, 99 1, 14, 39, 50, 64 16, 59 98 79 88 93 75 72 71 78 77 74 70 100 73 76 69 68 67 66 65 63 62 61 60 58 56 Initial Function Vcc Vss VCL AVcc AVss AVrefh AVrefl PLLVss EXTAL XTAL MD0 MD1 FWE* RES WDTOVF NMI ASEMD0* A0 A1 A2 A3 A4 A5 RD PA7 WRL PA9 A6 Functions Selectable by PFC Vcc Vss VCL AVcc AVss AVrefh AVrefl PLLVss EXTAL XTAL MD0 MD1 FWE* RES WDTOVF NMI ASEMD0* PA0/A0/POE0/RXD0 PA1/A1/POE1/TXD0 PA2/A2/IRQ0/POE2/SCK0 PA3/A3/IRQ1/RXD1 PA4/A4/IRQ2/TXD1 PA5/A5/IRQ3/SCK1 PA6/RD/UBCTRG/TCLKA/POE4 PA7/TCLKB/POE5/SCK2 PA8/WRL/TCLKC/POE6/RXD2 PA9/WAIT/TCLKD/POE8/TXD2 PA10/A6/RXD0 Rev. 2.00 Sep. 10, 2008 Page 795 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Pin Name On-Chip ROM Disabled (MCU Mode 0) www..com Pin No. 55 54 53 52 51 49 47 46 45 44 43 42 41 40 38 37 35 34 33 32 31 30 29 28 Initial Function A7 A8 A9 A10 CK PB0 PB1 A16 A17 PB4 PB5 PB6 PB7 D0 D1 D2 D3 D4 D5 D6 D7 PD8 PD9 PD10 Functions Selectable by PFC PA11/A7/TXD0/ADTRG PA12/A8/SCK0/SCS PA13/A9/SCK1/SSCK PA14/A10/RXD1/SSI PA15/CK/TXD1/SSO PB0/BACK/TIC5WS PB1/BREQ/TIC5W PB2/A16/IRQ0/POE0/TIC5VS/SCL PB3/A17/IRQ1/POE1/TIC5V/SDA PB4/A18/IRQ2/POE4/TIC5US PB5/A19/IRQ3/POE5/TIC5U PB6/WAIT/CTx0 PB7/CS1/CRx0 PD0/D0/RXD0 PD1/D1/TXD0 PD2/D2/SCK0 PD3/D3/RXD1 PD4/D4/TXD1 PD5/D5/SCK1 PD6/D6/RXD2 PD7/D7/TXD2/SCS PD8/SCK2/SSCK PD9/SSI PD10/SSO Rev. 2.00 Sep. 10, 2008 Page 796 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Pin Name On-Chip ROM Disabled (MCU Mode 0) www..com Pin No. 27 26 25 24 23 22 21 20 19 17 18 15 13 12 10 9 8 7 6 5 4 2 97 96 95 94 92 91 90 Initial Function PE0 PE1 PE2 PE3 A11 A12 A13 A14 A15 PE9 CS0 PE11 PE12 PE13 PE14 PE15 PE16/(ASEBRKAK/ASEBRK*) PE17/(TCK*) PE18/(TDI*) PE19/(TDO*) PE20/(TMS*) PE21/(TRST*) PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 Functions Selectable by PFC PE0/TIOC0A PE1/TIOC0B/RXD0 PE2/TIOC0C/TXD0 PE3/TIOC0D/SCK0 PE4/A11/TIOC1A/RXD1 PE5/A12/TIOC1B/TXD1 PE6/A13/TIOC2A/SCK1 PE7/A14/TIOC2B PE8/A15/TIOC3A PE9/TIOC3B PE10/CS0/TIOC3C PE11/TIOC3D PE12/TIOC4A PE13/TIOC4B/MRES PE14/TIOC4C PE15/TIOC4D/IRQOUT PE16/WAIT/TIOC3BS PE17/CS0/TIOC3DS PE18/CS1/TIOC4AS PE19/RD/TIOC4BS PE20/TIOC4CS PE21/WRL/TIOC4DS PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 Rev. 2.00 Sep. 10, 2008 Page 797 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Pin Name On-Chip ROM Disabled (MCU Mode 0) www..com Pin No. 89 87 86 85 84 83 82 81 80 Initial Function PF7/AN7 PF8/AN8 PF9/AN9 PF10/AN10 PF11/AN11 PF12/AN12 PF13/AN13 PF14/AN14 PF15/AN15 Functions Selectable by PFC PF7/AN7 PF8/AN8 PF9/AN9 PF10/AN10 PF11/AN11 PF12/AN12 PF13/AN13 PF14/AN14 PF15/AN15 Note: * Fixed to TMS, TRST, TDI, TDO, TCK, and ASEBRKAK/ASEBRK when using the E10A (ASEMD0 = low). Rev. 2.00 Sep. 10, 2008 Page 798 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Table 20.12 SH7137 Pin Functions in Each Operating Mode (2) Pin Name On-Chip ROM Enabled (MCU Mode 2) Pin No. 3, 11, 36, 48, 57, 99 1,14,39,50,64 16,59 98 79 88 93 75 72 71 78 77 74 70 100 73 76 69 68 67 66 65 63 62 Vss VCL AVcc AVss AVrefh AVrefl PLLVss EXTAL XTAL MD0 MD1 FWE RES WDTOVF NMI ASEMD0 PA0 PA1 PA2 PA3 PA4 PA5 PA6 Vss VCL AVcc AVss AVrefh AVrefl PLLVss EXTAL XTAL MD0 MD1 FWE RES WDTOVF NMI ASEMD0 PA0/A0/POE0/RXD0 PA1/A1/POE1/TXD0 PA2/A2/IRQ0/POE2/SCK0 PA3/A3/IRQ1/RXD1 PA4/A4/IRQ2/TXD1 PA5/A5/IRQ3/SCK1 PA6/RD/UBCTRG/TCLKA/ POE4 61 60 PA7 PA8 PA7/TCLKB/POE5/SCK2 PA8/WRL/TCLKC/POE6/ RXD2 PA7 PA8 PA7/TCLKB/POE5/SCK2 PA8/TCLKC/POE6/RXD2 Vss VCL AVcc AVss AVreth AVrefl PLLVss EXTAL XTAL MD0 MD1 FWE RES WDTOVF NMI ASEMD0 PA0 PA1 PA2 PA3 PA4 PA5 PA6 Vss VCL AVcc AVss AVreth AVrefl PLLVss EXTAL XTAL MD0 MD1 FWE RES WDTOVF NMI ASEMD0 PA0/POE0/RXD0 PA1/POE1/TXD0 PA2/IRQ0/POE2/SCK0 PA3/IRQ1/RXD1 PA4/IRQ2/TXD1 PA5/IRQ3/SCK1 PA6/UBCTRG/TCLKA/POE4 www..com Single-Chip Mode (MCU Mode 3) Initial Function Vcc Functions Selectable by PFC Vcc Initial Function Vcc Functions Selectable by PFC Vcc Rev. 2.00 Sep. 10, 2008 Page 799 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Pin Name On-Chip ROM Enabled (MCU Mode 2) Pin No. 58 Single-Chip Mode (MCU Mode 3) www..com Initial Function PA9 Initial Function PA9 Functions Selectable by PFC PA9/WAIT/TCLKD/POE8/ TXD2 Functions Selectable by PFC PA9/TCLKD/POE8/TXD2 56 55 54 53 52 51 49 47 46 PA10 PA11 PA12 PA13 PA14 CK PB0 PB1 PB2 PA10/A6/RXD0 PA11/A7/TXD0/ADTRG PA12/A8/SCK0/SCS PA13/A9/SCK1/SSCK PA14/A10/RXD1/SSI PA15/CK/TXD1/SSO PB0/BACK/TIC5WS PB1/BREQ/TIC5W PB2/A16/IRQ0/POE0/TIC5VS/ SCL PA10 PA11 PA12 PA13 PA14 PA15 PB0 PB1 PB2 PA10/RXD0 PA11/TXD0/ADTRG PA12/SCK0/SCS PA13/SCK1/SSCK PA14/RXD1/SSI PA15/TXD1/SSO PB0//TIC5WS PB1//TIC5W PB2/IRQ0/POE0/TIC5VS/SCL 45 PB3 PB3/A17/IRQ1/POE1/TIC5V/ SDA PB3 PB3/IRQ1/POE1/TIC5V/SDA 44 43 42 41 40 38 37 35 34 33 32 31 30 29 28 PB4 PB5 PB6 PB7 PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8 PD9 PD10 PB4/A18/IRQ2/POE4/TIC5US PB5/A19/IRQ3/POE5/TIC5U PB6/WAIT/CTx0 PB7/CS1/CRx0 PD0/D0/RXD0 PD1/D1/TXD0 PD2/D2/SCK0 PD3/D3/RXD1 PD4/D4/TXD1 PD5/D5/SCK1 PD6/D6/RXD2 PD7/D7/TXD2/SCS PD8/SCK2/SSCK PD9/SSI PD10/SSO PB4 PB5 PB6 PB7 PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8 PD9 PD10 PB4/IRQ2/POE4/TIC5US PB5/IRQ3/POE5/TIC5U PB6/CTx0 PB7/CRx0 PD0/RXD0 PD1/TXD0 PD2/SCK0 PD3/RXD1 PD4/TXD1 PD5/SCK1 PD6/RXD2 PD7/TXD2/SCS PD8/SCK2/SSCK PD9/SSI PD10/SSO Rev. 2.00 Sep. 10, 2008 Page 800 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Pin Name On-Chip ROM Enabled (MCU Mode 2) Pin No. 27 26 25 24 23 22 21 20 19 17 18 15 13 12 10 9 8 Initial Function PE0 PE1 PE2 PE3 PE4 PE5 PE6 PE7 PE8 PE9 PE10 PE11 PE12 PE13 PE14 PE15 ASEBRK*) Functions Selectable by PFC PE0/TIOC0A PE1/TIOC0B/RXD0 PE2/TIOC0C/TXD0 PE3/TIOC0D/SCK0 PE4/A11/TIOC1A/RXD1 PE5/A12/TIOC1B/TXD1 PE6/A13/TIOC2A/SCK1 PE7/A14/TIOC2B PE8/A15/TIOC3A PE9/TIOC3B PE10/CS0/TIOC3C PE11/TIOC3D PE12/TIOC4A PE13/TIOC4B/MRES PE14/TIOC4C PE15/TIOC4D/IRQOUT Single-Chip Mode (MCU Mode 3) www..com Functions Selectable by Initial Function PFC PE0 PE1 PE2 PE3 PE4 PE5 PE6 PE7 PE8 PE9 PE10 PE11 PE12 PE13 PE14 PE15 ASEBRK*) PE0/TIOC0A PE1/TIOC0B/RXD0 PE2/TIOC0C/TXD0 PE3/TIOC0D/SCK0 PE4/TIOC1A/RXD1 PE5/TIOC1B/TXD1 PE6/TIOC2A/SCK1 PE7/TIOC2B PE8/TIOC3A PE9/TIOC3B PE10/TIOC3C PE11/TIOC3D PE12/TIOC4A PE13/TIOC4B/MRES PE14/TIOC4C PE15/TIOC4D/IRQOUT PE16/(ASEBRKAK/ PE16/WAIT/TIOC3BS PE16/(ASEBRKAK/ PE16/TIOC3BS 7 6 5 4 2 97 96 95 94 PE17/(TCK*) PE18/(TDI*) PE19/(TDO*) PE20/(TMS*) PE21/(TRST*) PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PE17/CS0/TIOC3DS PE18/CS1/TIOC4AS PE19/RD/TIOC4BS PE20/TIOC4CS PE21/WRL/TIOC4DS PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PE17/(TCK*) PE18/(TDI*) PE19/(TDO*) PE20/(TMS*) PE21/(TRST*) PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PE17/TIOC3DS PE18/TIOC4AS PE19/TIOC4BS PE20/TIOC4CS PE21/TIOC4DS PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 Rev. 2.00 Sep. 10, 2008 Page 801 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Pin Name On-Chip ROM Enabled (MCU Mode 2) Pin No. 92 91 90 89 87 86 85 84 83 82 81 80 Initial Function PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 PF8/AN8 PF9/AN9 PF10/AN10 PF11/AN11 PF12/AN12 PF13/AN13 PF14/AN14 PF15/AN15 Functions Selectable by PFC PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 PF8/AN8 PF9/AN9 PF10/AN10 PF11/AN11 PF12/AN12 PF13/AN13 PF14/AN14 PF15/AN15 Single-Chip Mode (MCU Mode 3) www..com Functions Selectable by Initial Function PFC PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 PF8/AN8 PF9/AN9 PF10/AN10 PF11/AN11 PF12/AN12 PF13/AN13 PF14/AN14 PF15/AN15 PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 PF8/AN8 PF9/AN9 PF10/AN10 PF11/AN11 PF12/AN12 PF13/AN13 PF14/AN14 PF15/AN15 Note: * Fixed to TMS, TRST, TDI, TDO, TCK, and ASEBRKAK/ASEBRK when using the E10A (ASEMD0 = low). Rev. 2.00 Sep. 10, 2008 Page 802 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.1 Register Descriptions www..com The PFC has the following registers. For details on register addresses and register states in each processing state, refer to section 25, List of Registers. Table 20.13 Register Configuration Register Name Port A I/O register L Port A control register L4 Port A control register L3 Port A control register L2 Port A control register L1 Port B I/O register L Port B control register L2 Port B control register L1 Port D I/O register L Port D control register L3 Port D control register L2 Port D control register L1 Port E I/O register H Port E I/O register L Port E control register H2 Port E control register H1 Port E control register L4 Port E control register L3 Port E control register L2 Port E control register L1 IRQOUT function control register Abbreviation PAIORL PACRL4 PACRL3 PACRL2 PACRL1 PBIORL PBCRL2 PBCRL1 PDIORL PDCRL3 PDCRL2 PDCRL1 PEIORH PEIORL PECRH2 PECRH1 PECRL4 PECRL3 PECRL2 PECRL1 IFCR R/W Initial Value Address R/W H'0000 R/W H'0000* R/W H'0000* R/W H'0000* R/W H'0000* R/W H'0000 R/W H'0000 R/W H'0000* R/W H'0000 R/W H'0000 R/W H'0000* R/W H'0000* R/W H'0000 R/W H'0000 R/W H'0000 R/W H'0000 R/W H'0000 R/W H'0000* R/W H'0000* R/W H'0000 R/W H'0000 H'FFFFD106 H'FFFFD110 H'FFFFD112 H'FFFFD114 H'FFFFD116 H'FFFFD186 H'FFFFD194 H'FFFFD196 H'FFFFD286 H'FFFFD292 H'FFFFD294 H'FFFFD296 H'FFFFD304 H'FFFFD306 H'FFFFD30C H'FFFFD30E H'FFFFD310 H'FFFFD312 H'FFFFD314 H'FFFFD316 H'FFFFD322 Access Size 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16 8, 16, 32 8, 16 8, 16 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16 Note: For SH7137, the initial value differs in the on-chip ROM enabled/disabled externalextension mode. For details, refer to register descriptions in this section. Rev. 2.00 Sep. 10, 2008 Page 803 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.1.1 Port A I/O Register L (PAIORL) www..com PAIORL is a 16-bit readable/writable register that is used to set the pins on port A as inputs or outputs. Bits PA15IOR to PA0IOR correspond to pins PA15 to PA0 (names of multiplexed pins are here given as port names and pin numbers alone). PAIORL is enabled when the port A pins are functioning as general-purpose inputs/outputs (PA15 to PA0). In other states, PAIORL is disabled. A given pin on port A will be an output pin if the corresponding bit in PAIORL is set to 1, and an input pin if the bit is cleared to 0. The initial value of PAIORL is H'0000. Bit: 15 PA15 IOR 14 PA14 IOR 13 PA13 IOR 12 PA12 IOR 11 PA11 IOR 10 PA10 IOR 9 PA9 IOR 8 PA8 IOR 7 PA7 IOR 6 PA6 IOR 5 PA5 IOR 4 PA4 IOR 3 PA3 IOR 2 PA2 IOR 1 PA1 IOR 0 PA0 IOR Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 20.1.2 Port A Control Registers L1 to L4 (PACRL1 to PACRL4) PACRL1 to PACRL4 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port A. SH7136: * Port A Control Register L4 (PACRL4) Bit: 15 - 14 PA15 MD2 13 PA15 MD1 12 PA15 MD0 11 - 10 PA14 MD2 9 PA14 MD1 8 PA14 MD0 7 - 6 PA13 MD2 5 PA13 MD1 4 PA13 MD0 3 - 2 PA12 MD2 1 PA12 MD1 0 PA12 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Rev. 2.00 Sep. 10, 2008 Page 804 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 15 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 14 13 12 PA15MD2 PA15MD1 PA15MD0 0 0 0 R/W R/W R/W PA15 Mode Select the function of the PA15/TXD1/SSO pin. 000: PA15 I/O (port) 101: SSO I/O (SSU) 110: TXD1 output (SCI) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PA14MD2 PA14MD1 PA14MD0 0 0 0 R/W R/W R/W PA14 Mode Select the function of the PA14/RXD1/SSI pin. 000: PA14 I/O (port) 101: SSI I/O (SSU) 110: RXD1 input (SCI) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PA13MD2 PA13MD1 PA13MD0 0 0 0 R/W R/W R/W PA13 Mode Select the function of the PA13/SCK1/SSCK pin. 000: PA13 I/O (port) 101: SSCK I/O (SSU) 110: SCK1 I/O (SCI) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 805 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 2 1 0 Bit Name PA12MD2 PA12MD1 PA12MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PA12 Mode www..com Select the function of the PA12/SCK0/SCS pin. 000: PA12 I/O (port) 101: SCS I/O (SSU) 110: SCK0 I/O (SCI) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 806 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port A Control Register L3 (PACRL3) Bit: 15 - 14 PA11 MD2 13 PA11 MD1 12 PA11 MD0 11 - 10 PA10 MD2 9 PA10 MD1 8 PA10 MD0 7 - 6 PA9 MD2 5www..com 4 3 2 1 PA9 MD1 PA9 MD0 PA8 MD2 PA8 MD1 0 PA8 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PA11MD2 PA11MD1 PA11MD0 0 0 0 R/W R/W R/W PA11 Mode Select the function of the PA11/TXD0/ADTRG pin. 000: PA11 I/O (port) 010: ADTRG input (A/D) 110: TXD0 output (SCI) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PA10MD2 PA10MD1 PA10MD0 0 0 0 R/W R/W R/W PA10 Mode Select the function of the PA10/RXD0 pin. 000: PA10 I/O (port) 110: RXD0 input (SCI) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PA9MD2 PA9MD1 PA9MD0 0 0 0 R/W R/W R/W PA9 Mode Select the function of the PA9/TCLKD/TXD2 pin. 000: PA9 I/O (port) 001: TCLKD input (MTU2) 110: TXD2 output (SCI) 111: POE8 input (POE) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 807 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 3 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 2 1 0 PA8MD2 PA8MD1 PA8MD0 0 0 0 R/W R/W R/W PA8 Mode Select the function of the PA8/TCLKC/POE6/RXD2 pin. 000: PA8 I/O (port) 001: TCLKC input (MTU2) 110: RXD2 input (SCI) 111: POE6 input (POE) Other than above: Setting prohibited * Port A Control Register L2 (PACRL2) Bit: 15 - 14 PA7 MD2 13 PA7 MD1 12 PA7 MD0 11 - 10 PA6 MD2 9 PA6 MD1 8 PA6 MD0 7 - 6 PA5 MD2 5 PA5 MD1 4 PA5 MD0 3 - 2 PA4 MD2 1 PA4 MD1 0 PA4 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PA7MD2 PA7MD1 PA7MD0 0 0 0 R/W R/W R/W PA7 Mode Select the function of the PA7/TCLKB/POE5/SCK2 pin. 000: PA7 I/O (port) 001: TCLKB input (MTU2) 110: SCK2 I/O (SCI) 111: POE5 input (POE) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 808 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 10 9 8 Bit Name PA6MD2 PA6MD1 PA6MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PA6 Mode www..com Select the function of the PA6/UBCTRG/TCLKA/POE4 pin. 000: PA6 I/O (port) 001: TCLKA input (MTU2) 101: UBCTRG output (UBC) 111: POE4 input (POE) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PA5MD2 PA5MD1 PA5MD0 0 0 0 R/W R/W R/W PA5 Mode Select the function of the PA5/IRQ3/SCK1 pin. 000: PA5 I/O (port) 001: SCK1 I/O (SCI) 111: IRQ3 input (INTC) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PA4MD2 PA4MD1 PA4MD0 0 0 0 R/W R/W R/W PA4 Mode Select the function of the PA4/IRQ2/TXD1 pin. 000: PA4 I/O (port) 001: TXD1 output (SCI) 111: IRQ2 input (INTC) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 809 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port A Control Register L1 (PACRL1) Bit: 15 - 14 PA3 MD2 13 PA3 MD1 12 PA3 MD0 11 - 10 PA2 MD2 9 PA2 MD1 8 PA2 MD0 7 - 6 PA1 MD2 5 www..com 4 3 2 1 PA1 MD1 PA1 MD0 PA0 MD2 PA0 MD1 0 PA0 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PA3MD2 PA3MD1 PA3MD0 0 0 0 R/W R/W R/W PA3 Mode Select the function of the PA3/IRQ1/RXD1 pin. 000: PA3 I/O (port) 001: RXD1 input (SCI) 111: IRQ1 input (INTC) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PA2MD2 PA2MD1 PA2MD0 0 0 0 R/W R/W R/W PA2 Mode Select the function of the PA2/IRQ0/POE2/SCK0 pin. 000: PA2 I/O (port) 001: SCK0 I/O (SCI) 011: IRQ0 input (INTC) 111: POE2 input (POE) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PA1MD2 PA1MD1 PA1MD0 0 0 0 R/W R/W R/W PA1 Mode Select the function of the PA1/POE1/TXD0 pin. 000: PA1 I/O (port) 001: TXD0 output (SCI) 111: POE1 input (POE) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 810 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 3 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 2 1 0 PA0MD2 PA0MD1 PA0MD0 0 0 0 R/W R/W R/W PA0 Mode Select the function of the PA0/POE0/RXD0 pin. 000: PA0 I/O (port) 001: RXD0 input (SCI) 111: POE0 input (POE) Other than above: Setting prohibited SH7137: * Port A Control Register L4 (PACRL4) Bit: 15 - 14 PA15 MD2 13 PA15 MD1 12 PA15 MD0 11 - 10 PA14 MD2 9 PA14 MD1 8 PA14 MD0 7 - 6 PA13 MD2 5 PA13 MD1 4 PA13 MD0 3 - 2 PA12 MD2 1 PA12 MD1 0 PA12 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0*1 R/W 0 R 0*2 R/W 0 R/W 0 R/W 0 R 0*2 R/W 0 R/W 0 R/W 0 R 0*2 R/W 0 R/W 0 R/W Notes: 1. The initial value is 1 in the on-chip ROM enabled/disabled external-extension mode. 2. The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PA15MD2 PA15MD1 PA15MD0 0 0 0* 1 R/W R/W R/W PA15 Mode Select the function of the PA15/CK/TXD1/SSO pin. 000: PA15 I/O (port) 001: CK output (CPG)* 101: SSO I/O (SSU) 110: TXD1 output (SCI) Other than above: Setting prohibited 3 11 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 811 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 10 9 8 Bit Name PA14MD2 PA14MD1 PA14MD0 Initial Value 0* 0 0 2 R/W R/W R/W R/W Description PA14 Mode www..com Select the function of the PA14/A10/RXD1/SSI pin. 000: PA14 I/O (port) 100: A10 output (BSC)* 101: SSI I/O (SSU) 110: RXD1 input (SCI) Other than above: Setting prohibited 3 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PA13MD2 PA13MD1 PA13MD0 0* 0 0 2 R/W R/W R/W PA13 Mode Select the function of the PA13/A9/SCK1/SSCK pin. 000: PA13 I/O (port) 100: A9 output (BSC)* 101: SSCK I/O (SSU) 110: SCK1 I/O (SCI) Other than above: Setting prohibited 3 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PA12MD2 PA12MD1 PA12MD0 0* 0 0 2 R/W R/W R/W PA12 Mode Select the function of the PA12/A8/SCK0/SCS pin. 000: PA12 I/O (port) 100: A8 output (BSC)* 101: SCS I/O (SSU) 110: SCK0 I/O (SCI) Other than above: Setting prohibited 3 Notes: 1. The initial value is 1 in the on-chip ROM enabled/disabled external-extension mode. 2. The initial value is 1 in the on-chip ROM disabled external-extension mode. 3. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 812 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port A Control Register L3 (PACRL3) Bit: 15 - 14 PA11 MD2 13 PA11 MD1 12 PA11 MD0 11 - 10 PA10 MD2 9 PA10 MD1 8 PA10 MD0 7 - 6 PA9 MD2 5www..com 4 3 2 1 PA9 MD1 PA9 MD0 PA8 MD2 PA8 MD1 0 PA8 MD0 Initial value: 0 R/W: R 0*1 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PA11MD2 PA11MD1 PA11MD0 0* 0 0 1 R/W R/W R/W PA11 Mode Select the function of the PA11/A7/TXD0/ADTRG pin. 000: PA11 I/O (port) 010: ADTRG input (A/D) 100: A7 output (BSC)* 2 110: TXD0 output (SCI) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PA10MD2 PA10MD1 PA10MD0 0* 0 0 1 R/W R/W R/W PA10 Mode Select the function of the PA10/A6/RXD0 pin. 000: PA10 I/O (port) 100: A6 output (BSC)* 110: RXD0 input (SCI) Other than above: Setting prohibited 2 7 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 813 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 6 5 4 Bit Name PA9MD2 PA9MD1 PA9MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PA9 Mode www..com Select the function of the PA9/WAIT/TCLKD/TXD2 pin. 000: PA9 I/O (port) 001: TCLKD input (MTU2) 100: WAIT input (BSC)* 110: TXD2 output (SCI) 111: POE8 input (POE) Other than above: Setting prohibited 2 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PA8MD2 PA8MD1 PA8MD0 0* 0 0 1 R/W R/W R/W PA8 Mode Select the function of the PA8/WRL/TCLKC/POE6/RXD2 pin. 000: PA8 I/O (port) 001: TCLKC input (MTU2) 100: WRL output (BSC)* 110: RXD2 input (SCI) 111: POE6 input (POE) Other than above: Setting prohibited 2 Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. 2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 814 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port A Control Register L2 (PACRL2) Bit: 15 - 14 PA7 MD2 13 PA7 MD1 12 PA7 MD0 11 - 10 PA6 MD2 9 PA6 MD1 8 PA6 MD0 7 - 6 PA5 MD2 5www..com 4 3 2 1 PA5 MD1 PA5 MD0 PA4 MD2 PA4 MD1 0 PA4 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0*1 R/W 0*1 R/W 0 R 0*1 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PA7MD2 PA7MD1 PA7MD0 0 0 0 R/W R/W R/W PA7 Mode Select the function of the PA7/TCLKB/POE5/SCK2 pin. 000: PA7 I/O (port) 001: TCLKB input (MTU2) 110: SCK2 I/O (SCI) 111: POE5 input (POE) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PA6MD2 PA6MD1 PA6MD0 0 0* 0* 1 1 R/W R/W R/W PA6 Mode Select the function of the PA6/RD/UBCTRG/TCLKA/POE4 pin. 000: PA6 I/O (port) 001: TCLKA input (MTU2) 011: RD output (BSC)* 2 101: UBCTRG output (UBC) 111: POE4 input (POE) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 815 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 7 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 6 5 4 PA5MD2 PA5MD1 PA5MD0 0* 0 0 1 R/W R/W R/W PA5 Mode Select the function of the PA5/A5/IRQ3/SCK1 pin. 000: PA5 I/O (port) 001: SCK1 I/O (SCI) 100: A5 output (BSC)* 2 111: IRQ3 input (INTC) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PA4MD2 PA4MD1 PA4MD0 0* 0 0 1 R/W R/W R/W PA4 Mode Select the function of the PA4/A4/IRQ2/TXD1 pin. 000: PA4 I/O (port) 001: TXD1 output (SCI) 100: A4 output (BSC)* 2 111: IRQ2 input (INTC) Other than above: Setting prohibited Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. 2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 816 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port A Control Register L1 (PACRL1) Bit: 15 - 14 PA3 MD2 13 PA3 MD1 12 PA3 MD0 11 - 10 PA2 MD2 9 PA2 MD1 8 PA2 MD0 7 - 6 PA1 MD2 5www..com 4 3 2 1 PA1 MD1 PA1 MD0 PA0 MD2 PA0 MD1 0 PA0 MD0 Initial value: 0 R/W: R 0*1 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PA3MD2 PA3MD1 PA3MD0 0* 0 0 1 R/W R/W R/W PA3 Mode Select the function of the PA3/A3/IRQ1/RXD1 pin. 000: PA3 I/O (port) 001: RXD1 input (SCI) 100: A3 output (BSC)* 2 111: IRQ1 input (INTC) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PA2MD2 PA2MD1 PA2MD0 0* 0 0 1 R/W R/W R/W PA2 Mode Select the function of the PA2/A2/IRQ0/POE2/SCK0 pin. 000: PA2 I/O (port) 001: SCK0 I/O (SCI) 011: IRQ0 input (INTC) 100: A2 output (BSC)* 2 111: POE2 input (POE) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 817 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 6 5 4 Bit Name PA1MD2 PA1MD1 PA1MD0 Initial Value 0* 0 0 1 R/W R/W R/W R/W Description PA1 Mode www..com Select the function of the PA1/A1/POE1/TXD0 pin. 000: PA1 I/O (port) 001: TXD0 output (SCI) 100: A1 output (BSC)* 2 111: POE1 input (POE) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PA0MD2 PA0MD1 PA0MD0 0* 0 0 1 R/W R/W R/W PA0 Mode Select the function of the PA0/A0/POE0/RXD0 pin. 000: PA0 I/O (port) 001: RXD0 input (SCI) 100: A0 output (BSC)* 2 111: POE0 input (POE) Other than above: Setting prohibited Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. 2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 818 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.1.3 Port B I/O Register L (PBIORL) www..com PBIORL is a 16-bit readable/writable register that is used to set the pins on port B as inputs or outputs. Bits PB7IOR to PB0IOR correspond to pins PB7 to PB0, respectively (names of multiplexed pins are here given as port names and pin numbers alone). PBIORL is enabled when the port B pins are functioning as general-purpose inputs/outputs (PB7 to PB0). In other states, PBIORL is disabled. A given pin on port B will be an output pin if the corresponding bit in PBIORL is set to 1, and an input pin if the bit is cleared to 0. However, bits 1 and 0 of PBIORL are disabled in SH7136. Bits 15 to 8 of PBIORL are reserved. These bits are always read as 0. The write value should always be 0. The initial value of PBIORL is H'0000. * Port B I/O Register L (PBIORL) Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 PB7 IOR 6 PB6 IOR 5 PB5 IOR 4 PB4 IOR 3 PB3 IOR 2 PB2 IOR 1 PB1 IOR 0 PB0 IOR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 20.1.4 Port B Control Registers L1, L2 (PBCRL1, PBCRL2) PBCRL1 and PBCRL2 are 16-bit readable/writable registers that are used to select the function of the multiplexed pins on port B. SH7136: * Port B Control Register L2 (PBCRL2) Bit: 15 - 14 PB7 MD2 13 PB7 MD1 12 PB7 MD0 11 - 10 PB6 MD2 9 PB6 MD1 8 PB6 MD0 7 - 6 PB5 MD2 5 PB5 MD1 4 PB5 MD0 3 - 2 PB4 MD2 1 PB4 MD1 0 PB4 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Rev. 2.00 Sep. 10, 2008 Page 819 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 15 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 14 13 12 PB7MD2 PB7MD1 PB7MD0 0 0 0 R/W R/W R/W PB7 Mode Select the function of the PB7/CRx0 pin. 000: PB7 I/O (port) 010: CRx0 input (RCAN-ET) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PB6MD2 PB6MD1 PB6MD0 0 0 0 R/W R/W R/W PB6 Mode Select the function of the PB6/CTx0 pin. 000: PB6 I/O (port) 011: CTIx0 output (RCAN-ET) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PB5MD2 PB5MD1 PB5MD0 0 0 0 R/W R/W R/W PB5 Mode Select the function of the PB5/IRQ3/POE5/TIC5U pin. 000: PB5 I/O (port) 001: IRQ3 input (INTC) 011: TIC5U input (MTU2) 101: A19 output (BSC)* 111: POE5 input (POE) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 820 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 2 1 0 Bit Name PB4MD2 PB4MD1 PB4MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PB4 Mode www..com Select the function of the PB4/IRQ2/POE4/TIC5US pin. 000: PB4 I/O (port) 001: IRQ2 input (INTC) 011: TIC5US input (MTU2S) 101: A18 output (BSC)* 111: POE4 input (POE) Other than above: Setting prohibited Note: * This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. * Port B Control Register L1 (PBCRL1) Bit: 15 - 14 PB3 MD2 13 PB3 MD1 12 PB3 MD0 11 - 10 PB2 MD2 9 PB2 MD1 8 PB2 MD0 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 - Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PB3MD2 PB3MD1 PB3MD0 0 0 0 R/W R/W R/W PB3 Mode Select the function of the PB3/IRQ1/POE1/TIC5V/SDA pin. 000: PB3 I/O (port) 001: IRQ1 input (INTC) 010: POE1 input (POE) 011: TIC5V input (MTU2) 100: SDA I/O (IIC2) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 821 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 11 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 10 9 8 PB2MD2 PB2MD1 PB2MD0 0 0 0 R/W R/W R/W PB2 Mode Select the function of the PB2/IRQ0/POE0/TIC5VS/SCL pin. 000: PB2 I/O (port) 001: IRQ0 input (INTC) 010: POE0 input (POE) 011: TIC5VS input (MTU2S) 100: SCL I/O (IIC2) Other than above: Setting prohibited 7 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 822 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) SH7137: * Port B Control Register L2 (PBCRL2) Bit: 15 - www..com 9 PB6 MD1 14 PB7 MD2 13 PB7 MD1 12 PB7 MD0 11 - 10 PB6 MD2 8 PB6 MD0 7 - 6 PB5 MD2 5 PB5 MD1 4 PB5 MD0 3 - 2 PB4 MD2 1 PB4 MD1 0 PB4 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PB7MD2 PB7MD1 PB7MD0 0 0 0 R/W R/W R/W PB7 Mode Select the function of the PB7/CS1/CRx0 pin. 000: PB7 I/O (port) 101: CS1 output (BSC)* 010: CRx0 input (RCAN-ET) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PB6MD2 PB6MD1 PB6MD0 0 0 0 R/W R/W R/W PB6 Mode Select the function of the PB7/WAIT/CTx0 pin. 000: PB6 I/O (port) 101: WAIT input (BSC)* 010: CTx0 output (RCAN-ET) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 823 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 6 5 4 Bit Name PB5MD2 PB5MD1 PB5MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PB5 Mode www..com Select the function of the PB5/A19/IRQ3/POE5/TIC5U pin. 000: PB5 I/O (port) 001: IRQ3 input (INTC) 011: TIC5U input (MTU2) 101: A19 output (BSC)* 111: POE5 input (POE) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PB4MD2 PB4MD1 PB4MD0 0 0 0 R/W R/W R/W PB4 Mode Select the function of the PB4/A18/IRQ2/POE4/ TIC5US pin. 000: PB4 I/O (port) 001: IRQ2 input (INTC) 011: TIC5US input (MTU2S) 101: A18 output (BSC)* 111: POE4 input (POE) Other than above: Setting prohibited Note: * This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 824 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port B Control Register L1 (PBCRL1) Bit: 15 - 14 PB3 MD2 13 PB3 MD1 12 PB3 MD0 11 - 10 PB2 MD2 9 PB2 MD1 8 PB2 MD0 7 - 6 PB1 MD2 5www..com 4 3 2 1 PB1 MD1 PB1 MD0 PB0 MD2 PB0 MD1 0 PB0 MD0 Initial value: 0 R/W: R 0*1 R/W 0 R/W 0*1 R/W 0 R 0*1 R/W 0 R/W 0*1 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PB3MD2 PB3MD1 PB3MD0 0*1 0 0* 1 R/W R/W R/W PB3 Mode Select the function of the PB3/A17/IRQ1/POE1/TIC5V pin. 000: PB3 I/O (port) 001: IRQ1 input (INTC) 010: POE1 input (POE) 011: TIC5V input (MTU2) 101: A17 output (BSC)*2 Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PB2MD2 PB2MD1 PB2MD0 0* 0 0* 1 R/W R/W R/W PB2 Mode Select the function of the PB2/A16/IRQ0/POE0/ TIC5VS/SCL pin. 000: PB2 I/O (port) 001: IRQ0 input (INTC) 010: POE0 input (POE) 011: TIC5VS input (MTU2S) 100: SCL I/O (IIC2) 101: A16 output (BSC)* 2 1 Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 825 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 7 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 6 5 4 PB1MD2 PB1MD1 PB1MD0 0 0 0 R/W R/W R/W PB1 Mode Select the function of the PB1/BREQ/TIC5W pin. 000: PB1 I/O (port) 011: TIC5W input (MTU2) 101: BREQ input (BSC)* 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PB0MD2 PB0MD1 PB0MD0 0 0 0 R/W R/W R/W PB0 Mode Select the function of the PB0/BACK/TIC5WS pin. 000: PB0 I/O (port) 011: TIC5WS input (MTU2S) 101: BACK output (BSC)* 2 2 Other than above: Setting prohibited Other than above: Setting prohibited Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. 2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 826 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.1.5 Port D I/O Register L (PDIORL) (SH7137 Only) www..com PDIORL is a 16-bit readable/writable register that is used to set the pins on port D as inputs or outputs. Bits PD10IOR to PD0IOR correspond to pins PD10 to PD0 (names of multiplexed pins are here given as port names and pin numbers alone). PDIORL is enabled when the port D pins are functioning as general-purpose inputs/outputs (PD10 to PD0). In other states, PDIORL is disabled. A given pin on port D will be an output pin if the corresponding bit in PDIORL is set to 1, and an input pin if the bit is cleared to 0. However, PDIORL is disabled in SH7136. Bits 15 to 11 of PDIORL are reserved. These bits are always read as 0. The write value should always be 0. The initial value of PDIORL is H'0000. Bit: 15 - 14 - 13 - 12 - 11 - 10 PD10 IOR 9 PD9 IOR 8 PD8 IOR 7 PD7 IOR 6 PD6 IOR 5 PD5 IOR 4 PD4 IOR 3 PD3 IOR 2 PD2 IOR 1 PD1 IOR 0 PD0 IOR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Rev. 2.00 Sep. 10, 2008 Page 827 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.1.6 Port D Control Registers L1 to L3 (PDCRL1 to PDCRL3) (SH7137 Only) www..com PDCRL1 to PDCRL3 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port D. However, PDCRL1 to PDCRL3 are disabled in SH7136. * Port D Control Register L3 (PDCRL3) Bit: 15 - 14 - 13 - 12 - 11 - 10 PD10 MD2 9 PD10 MD1 8 PD10 MD0 7 - 6 PD9 MD2 5 PD9 MD1 4 PD9 MD0 3 - 2 PD8 MD2 1 PD8 MD1 0 PD8 MD0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 to 11 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 10 9 8 PD10MD2 PD10MD1 PD10MD0 0 0 0 R/W R/W R/W PD10 Mode Select the function of the PD10/SSO pin. 000: PD10 I/O (port) 101: SSO I/O (SSU) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 828 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 6 5 4 Bit Name PD9MD2 PD9MD1 PD9MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PD9 Mode www..com Select the function of the PD9/SSI pin. 000: PD9 I/O (port) 101: SSI I/O (SSU) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PD8MD2 PD8MD1 PD8MD0 0 0 0 R/W R/W R/W PD8 Mode Select the function of the PD8/SCK2/SSCK pin. 000: PD8 I/O (port) 101: SSCK I/O (SSU) 110: SCK2 I/O (SCI) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 829 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port D Control Register L2 (PDCRL2) Bit: 15 - 14 PD7 MD2 13 PD7 MD1 12 PD7 MD0 11 - 10 PD6 MD2 9 PD6 MD1 8 PD6 MD0 7 - 6 PD5 MD2 5 www..com 4 3 2 1 PD5 MD1 PD5 MD0 PD4 MD2 PD4 MD1 0 PD4 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0*1 R/W 0 R 0 R/W 0 R/W 0*1 R/W 0 R 0 R/W 0 R/W 0*1 R/W 0 R 0 R/W 0 R/W 0*1 R/W Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PD7MD2 PD7MD1 PD7MD0 0 0 0* 1 R/W R/W R/W PD7 Mode Select the function of the PD7/D7/SCS/TXD2 pin. 000: PD7 I/O (port) 001: D7 I/O (BSC)* 2 101: SCS I/O (SSU) 110: TXD2 output (SCI) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PD6MD2 PD6MD1 PD6MD0 0 0 0* 1 R/W R/W R/W PD6 Mode Select the function of the PD6/D6/RXD2 pin. 000: PD6 I/O (port) 001: D6 I/O (BSC)* 2 110: RXD2 input (SCI) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 830 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 6 5 4 Bit Name PD5MD2 PD5MD1 PD5MD0 Initial Value 0 0 0* 1 R/W R/W R/W R/W Description PD5 Mode www..com Select the function of the PD5/D5/SCK1 pin. 000: PD5 I/O (port) 001: D5 I/O (BSC)* 2 110: SCK1 I/O (SCI) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PD4MD2 PD4MD1 PD4MD0 0 0 0* 1 R/W R/W R/W PD4 Mode Select the function of the PD4/D4/TXD1 pin. 000: PD4 I/O (port) 001: D4 I/O (BSC)* 2 110: TXD1 output (SCI) Other than above: Setting prohibited Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. 2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. * Port D Control Register L1 (PDCRL1) Bit: 15 - 14 PD3 MD2 13 PD3 MD1 12 PD3 MD0 11 - 10 PD2 MD2 9 PD2 MD1 8 PD2 MD0 7 - 6 PD1 MD2 5 PD1 MD1 4 PD1 MD0 3 - 2 PD0 MD2 1 PD0 MD1 0 PD0 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0* R/W 0 R 0 R/W 0 R/W 0* R/W 0 R 0 R/W 0 R/W 0* R/W 0 R 0 R/W 0 R/W 0* R/W Note: * The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 831 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 14 13 12 Bit Name PD3MD2 PD3MD1 PD3MD0 Initial Value 0 0 0* 1 R/W R/W R/W R/W Description PD3 Mode 000: PD3 I/O (port) 001: D3 I/O (BSC)*2 110: RXD1 input (SCI) Other than above: Setting prohibited www..com Select the function of the PD3/D3/RXD1 pin. 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PD2MD2 PD2MD1 PD2MD0 0 0 0* 1 R/W R/W R/W PD2 Mode Select the function of the PD2/D2/SCK0 pin. 000: PD2 I/O (port) 001: D2 I/O (BSC)*2 110: SCK0 I/O (SCI) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PD1MD2 PD1MD1 PD1MD0 0 0 0*1 R/W R/W R/W PD1 Mode Select the function of the PD1/D1/TXD0 pin. 000: PD1 I/O (port) 001: D1 I/O (BSC)*2 110: TXD0 output (SCI) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PD0MD2 PD0MD1 PD0MD0 0 0 0*1 R/W R/W R/W PD0 Mode Select the function of the PD0/D0/RXD0 pin. 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. 2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 832 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.1.7 Port E I/O Registers L, H (PEIORL, PEIORH) www..com PEIORL and PEIORH are 16-bit readable/writable registers that are used to set the pins on port E as inputs or outputs. PE21IOR to PE0IOR correspond to pins PE21 to PE0 (names of multiplexed pins are here given as port names and pin numbers alone). PEIORL is enabled when the port E pins are functioning as general-purpose inputs/outputs (PE15 to PE0), and the TIOC pin is functioning as inputs/outputs of MTU2. In other states, PEIORL is disabled. PEIORH is enabled when the port E pins are functioning as general-purpose inputs/outputs (PE21 to PE16), and the TIOC pin is functioning as inputs/outputs of MTU2S. In other states, PEIORH is disabled. A given pin on port E will be an output pin if the corresponding bit in PEIORH or PEIORL is set to 1, and an input pin if the bit is cleared to 0. Bits 15 to 6 of PEIORH are reserved. These bits are always read as 0. The write value should always be 0. The initial values of PEIORL and PEIORH are H'0000, respectively. * Port E I/O Register H (PEIORH) Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 PE21 IOR 4 PE20 IOR 3 PE19 IOR 2 PE18 IOR 1 PE17 IOR 0 PE16 IOR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W * Port E I/O Register L (PEIORL) Bit: 15 PE15 IOR 14 PE14 IOR 13 PE13 IOR 12 PE12 IOR 11 PE11 IOR 10 PE10 IOR 9 PE9 IOR 8 PE8 IOR 7 PE7 IOR 6 PE6 IOR 5 PE5 IOR 4 PE4 IOR 3 PE3 IOR 2 PE2 IOR 1 PE1 IOR 0 PE0 IOR Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Rev. 2.00 Sep. 10, 2008 Page 833 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.1.8 Port E Control Registers L1 to L4, H1, H2 (PECRL1 to PECRL4, PECRH1, www..com PECRH2) PECRL1 to PECRL4, PECRH1 and PECRH2 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port E. SH7136: * Port E Control Register H2 (PECRH2) Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 PE21 MD1 4 PE21 MD0 3 - 2 - 1 PE20 MD1 0 PE20 MD0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W Bit 15 to 6 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 5 4 PE21MD1 PE21MD0 0 0 R/W R/W PE21 Mode Select the function of the PE21/TIOC4DS/TRST pin. Fixed to TRST input when using the E10A (ASEMD0 = low). 00: PE21 I/O (port) 01: TIOC4DS I/O (MTU2S) Other than above: Setting prohibited 3, 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 0 PE20MD1 PE20MD0 0 0 R/W R/W PE20 Mode Select the function of the PE20/TIOC4CS/TMS pin. Fixed to TMS input when using the E10A (ASEMD0 = low). 00: PE20 I/O (port) 01: TIOC4CS I/O (MTU2S) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 834 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port E Control Register H1 (PECRH1) Bit: 15 - 14 - 13 PE19 MD1 12 PE19 MD0 11 - 10 - 9 PE18 MD1 8 PE18 MD0 7 - 6 - 5www..com 4 3 2 1 PE17 MD1 PE17 MD0 PE16 MD2 PE16 MD1 0 PE16 MD0 Initial value: 0 R/W: R 0 R 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15, 14 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 13 12 PE19MD1 PE19MD0 0 0 R/W R/W PE19 Mode Select the function of the PE19/TIOC4BS/TDO pin. Fixed to TDO output when using the E10A (ASEMD0 = low). 00: PE19 I/O (port) 01: TIOC4BS I/O (MTU2S) Other than above: Setting prohibited 11, 10 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 8 PE18MD1 PE18MD0 0 0 R/W R/W PE18 Mode Select the function of the PE18/TIOC4AS/TDI pin. Fixed to TDI input when using the E10A (ASEMD0 = low). 00: PE18 I/O (port) 01: TIOC4AS I/O (MTU2S) Other than above: Setting prohibited 7, 6 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 835 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 5 4 Bit Name PE17MD1 PE17MD0 Initial Value 0 0 R/W R/W R/W Description PE17 Mode www..com Select the function of the PE17/TIOC3DS/TCK pin. Fixed to TCK input when using the E10A (ASEMD0 = low). 00: PE17 I/O (port) 01: TIOC3DS I/O (MTU2S) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PE16MD2 PE16MD1 PE16MD0 0 0 0 R/W R/W R/W PE16 Mode Select the function of the PE16/TIOC3BS/ASEBRKAK/ASEBRK pin. Fixed to ASEBRKAK output/ASEBRK input when using the E10A (ASEMD0 = low). 000: PE16 I/O (port) 001: TIOC3BS I/O (MTU2S) Other than above: Setting prohibited * Port E Control Register L4 (PECRL4) Bit: 15 - 14 PE15 MD2 13 PE15 MD1 12 PE15 MD0 11 - 10 PE14 MD2 9 PE14 MD1 8 PE14 MD0 7 - 6 - 5 PE13 MD1 4 PE13 MD0 3 - 2 PE12 MD2 1 PE12 MD1 0 PE12 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 836 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 14 13 12 Bit Name PE15MD2 PE15MD1 PE15MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PE15 Mode www..com Select the function of the PE15/TIOC4D/IRQOUT pin. 000: PE15 I/O (port) 001: TIOC4D I/O (MTU2) 011: IRQOUT output (INTC) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PE14MD2 PE14MD1 PE14MD0 0 0 0 R/W R/W R/W PE14 Mode Select the function of the PE14/TIOC4C pin. 000: PE14 I/O (port) 001: TIOC4C I/O (MTU2) Other than above: Setting prohibited 7, 6 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 5 4 PE13MD1 PE13MD0 0 0 R/W R/W PE13 Mode Select the function of the PE13/TIOC4B/MRES pin. 00: PE13 I/O (port) 01: TIOC4B I/O (MTU2) 10: MRES input (INTC) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PE12MD2 PE12MD1 PE12MD0 0 0 0 R/W R/W R/W PE12 Mode Select the function of the PE12/TIOC4A pin. 000: PE12 I/O (port) 001: TIOC4A I/O (MTU2) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 837 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port E Control Register L3 (PECRL3) Bit: 15 - 14 PE11 MD2 13 PE11 MD1 12 PE11 MD0 11 - 10 PE10 MD2 9 PE10 MD1 8 PE10 MD0 7 - 6 PE9 MD2 5 www..com 4 3 2 1 PE9 MD1 PE9 MD0 PE8 MD2 PE8 MD1 0 PE8 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PE11MD2 PE11MD1 PE11MD0 0 0 0 R/W R/W R/W PE11 Mode Select the function of the PE11/TIOC3D pin. 000: PE11 I/O (port) 001: TIOC3D I/O (MTU2) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PE10MD2 PE10MD1 PE10MD0 0 0 0 R/W R/W R/W PE10 Mode Select the function of the PE10/TIOC3C pin. 000: PE10 I/O (port) 001: TIOC3C I/O (MTU2) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PE9MD2 PE9MD1 PE9MD0 0 0 0 R/W R/W R/W PE9 Mode Select the function of the PE9/TIOC3B pin. 000: PE9 I/O (port) 001: TIOC3B I/O (MTU2) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 838 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 2 1 0 Bit Name PE8MD2 PE8MD1 PE8MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PE8 Mode www..com Select the function of the PE8/TIOC3A pin. 000: PE8 I/O (port) 001: TIOC3A I/O (MTU2) Other than above: Setting prohibited * Port E Control Register L2 (PECRL2) Bit: 15 - 14 PE7 MD2 13 PE7 MD1 12 PE7 MD0 11 - 10 PE6 MD2 9 PE6 MD1 8 PE6 MD0 7 - 6 PE5 MD2 5 PE5 MD1 4 PE5 MD0 3 - 2 PE4 MD2 1 PE4 MD1 0 PE4 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PE7MD2 PE7MD1 PE7MD0 0 0 0 R/W R/W R/W PE7 Mode Select the function of the PE7/TIOC2B pin. 000: PE7 I/O (port) 001: TIOC2B I/O (MTU2) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PE6MD2 PE6MD1 PE6MD0 0 0 0 R/W R/W R/W PE6 Mode Select the function of the PE6/TIOC2A/SCK1 pin. 000: PE6 I/O (port) 001: TIOC2A I/O (MTU2) 110: SCK1 I/O (SCI) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 839 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 6 5 4 Bit Name PE5MD2 PE5MD1 PE5MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PE5 Mode www..com Select the function of the PE5/TIOC1B/TXD1 pin. 000: PE5 I/O (port) 001: TIOC1B I/O (MTU2) 110: TXD1 output (SCI) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PE4MD2 PE4MD1 PE4MD0 0 0 0 R/W R/W R/W PE4 Mode Select the function of the PE4/TIOC1A/RXD1 pin. 000: PE4 I/O (port) 001: TIOC1A I/O (MTU2) 110: RXD1 input (SCI) Other than above: Setting prohibited * Port E Control Register L1 (PECRL1) Bit: 15 - 14 PE3 MD2 13 PE3 MD1 12 PE3 MD0 11 - 10 PE2 MD2 9 PE2 MD1 8 PE2 MD0 7 - 6 PE1 MD2 5 PE1 MD1 4 PE1 MD0 3 - 2 - 1 PE0 MD1 0 PE0 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PE3MD2 PE3MD1 PE3MD0 0 0 0 R/W R/W R/W PE3 Mode Select the function of the PE3/TIOC0D/SCK0 pin. 000: PE3 I/O (port) 001: TIOC0D I/O (MTU2) 110: SCK0 I/O (SCI) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 840 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 11 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 10 9 8 PE2MD2 PE2MD1 PE2MD0 0 0 0 R/W R/W R/W PE2 Mode Select the function of the PE2/TIOC0C/TXD0 pin. 000: PE2 I/O (port) 001: TIOC0C I/O (MTU2) 110: TXD0 output (SCI) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PE1MD2 PE1MD1 PE1MD0 0 0 0 R/W R/W R/W PE1 Mode Select the function of the PE1/TIOC0B/RXD0 pin. 000: PE1 I/O (port) 001: TIOC0B I/O (MTU2) 110: RXD0 input (SCI) Other than above: Setting prohibited 3, 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 0 PE0MD1 PE0MD0 0 0 R/W R/W PE0 Mode Select the function of the PE0/TIOC0A pin. 00: PE0 I/O (port) 01: TIOC0A I/O (MTU2) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 841 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) SH7137: * Port E Control Register H2 (PECRH2) Bit: 15 - www..com 9 - 14 - 13 - 12 - 11 - 10 - 8 - 7 - 6 - 5 PE21 MD1 4 PE21 MD0 3 - 2 - 1 PE20 MD1 0 PE20 MD0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W Bit 15 to 6 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 5 4 PE21MD1 PE21MD0 0 0 R/W R/W PE21 Mode Select the function of the PE21/WRL/TIOC4DS/TRST pin. Fixed to TRST input when using the E10A (ASEMD0 = low). 00: PE21 I/O (port) 01: TIOC4DS I/O (MTU2S) 10: WRL output (BSC)* Other than above: Setting prohibited 3, 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 0 PE20MD1 PE20MD0 0 0 R/W R/W PE20 Mode Select the function of the PE20/TIOC4CS/TMS pin. Fixed to TMS input when using the E10A (ASEMD0 = low). 00: PE20 I/O (port) 01: TIOC4CS I/O (MTU2S) Other than above: Setting prohibited Note: * This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 842 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port E Control Register H1 (PECRH1) Bit: 15 - 14 - 13 PE19 MD1 12 PE19 MD0 11 - 10 - 9 PE18 MD1 8 PE18 MD0 7 - 6 - 5www..com 4 3 2 1 PE17 MD1 PE17 MD0 PE16 MD2 PE16 MD1 0 PE16 MD0 Initial value: 0 R/W: R 0 R 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15, 14 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 13 12 PE19MD1 PE19MD0 0 0 R/W R/W PE19 Mode Select the function of the PE19/RD/TIOC4BS/TDO pin. Fixed to TDO output when using the E10A (ASEMD0 = low). 00: PE19 I/O (port) 01: TIOC4BS I/O (MTU2S) 10: RD output (BSC)* Other than above: Setting prohibited 11, 10 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 8 PE18MD1 PE18MD0 0 0 R/W R/W PE18 Mode Select the function of the PE18/CS1/TIOC4AS/TDI pin. Fixed to TDI input when using the E10A (ASEMD0 = low). 00: PE18 I/O (port) 01: TIOC4AS I/O (MTU2S) 10: CS1 output (BSC)* Other than above: Setting prohibited 7, 6 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 843 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 5 4 Bit Name PE17MD1 PE17MD0 Initial Value 0 0 R/W R/W R/W Description PE17 Mode www..com Select the function of the PE17/CS0/TIOC3DS/TCK pin. Fixed to TCK input when using the E10A (ASEMD0 = low). 00: PE17 I/O (port) 01: TIOC3DS I/O (MTU2S) 10: CS0 output (BSC)* Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PE16MD2 PE16MD1 PE16MD0 0 0 0 R/W R/W R/W PE16 Mode Select the function of the PE16/WAIT/TIOC3BS/ASEBRKAK/ASEBRK pin. Fixed to ASEBRKAK output/ASEBRK input when using the E10A (ASEMD0 = low). 000: PE16 I/O (port) 001: TIOC3BS I/O (MTU2S) 010: WAIT input (BSC)* Other than above: Setting prohibited Note: * This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. * Port E Control Register L4 (PECRL4) Bit: 15 - 14 PE15 MD2 13 PE15 MD1 12 PE15 MD0 11 - 10 PE14 MD2 9 PE14 MD1 8 PE14 MD0 7 - 6 - 5 PE13 MD1 4 PE13 MD0 3 - 2 PE12 MD2 1 PE12 MD1 0 PE12 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 844 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 14 13 12 Bit Name PE15MD2 PE15MD1 PE15MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PE15 Mode www..com Select the function of the PE15/TIOC4D/IRQOUT pin. 000: PE15 I/O (port) 001: TIOC4D I/O (MTU2) 011: IRQOUT output (INTC) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PE14MD2 PE14MD1 PE14MD0 0 0 0 R/W R/W R/W PE14 Mode Select the function of the PE14/TIOC4C pin. 000: PE14 I/O (port) 001: TIOC4C I/O (MTU2) Other than above: Setting prohibited 7, 6 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 5 4 PE13MD1 PE13MD0 0 0 R/W R/W PE13 Mode Select the function of the PE13/TIOC4B/MRES pin. 00: PE13 I/O (port) 01: TIOC4B I/O (MTU2) 10: MRES input (INTC) Other than above: Setting prohibited 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PE12MD2 PE12MD1 PE12MD0 0 0 0 R/W R/W R/W PE12 Mode Select the function of the PE12/TIOC4A pin. 000: PE12 I/O (port) 001: TIOC4A I/O (MTU2) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 845 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port E Control Register L3 (PECRL3) Bit: 15 - 14 PE11 MD2 13 PE11 MD1 12 PE11 MD0 11 - 10 PE10 MD2 9 PE10 MD1 8 PE10 MD0 7 - 6 PE9 MD2 5 www..com 4 3 2 1 PE9 MD1 PE9 MD0 PE8 MD2 PE8 MD1 0 PE8 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PE11MD2 PE11MD1 PE11MD0 0 0 0 R/W R/W R/W PE11 Mode Select the function of the PE11/TIOC3D pin. 000: PE11 I/O (port) 001: TIOC3D I/O (MTU2) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PE10MD2 PE10MD1 PE10MD0 0* 0 0 1 R/W R/W R/W PE10 Mode Select the function of the PE10/CS0/TIOC3C pin. 000: PE10 I/O (port) 001: TIOC3C I/O (MTU2) 100: CS0 output (BSC)* 2 Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PE9MD2 PE9MD1 PE9MD0 0 0 0 R/W R/W R/W PE9 Mode Select the function of the PE9/TIOC3B pin. 000: PE9 I/O (port) 001: TIOC3B I/O (MTU2) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 846 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 3 Bit Name Initial Value 0 R/W R Description Reserved www..com This bit is always read as 0. The write value should always be 0. 2 1 0 PE8MD2 PE8MD1 PE8MD0 0* 0 0 1 R/W R/W R/W PE8 Mode Select the function of the PE8/A15/TIOC3A pin. 000: PE8 I/O (port) 001: TIOC3A I/O (MTU2) 100: A15 output (BSC)* 2 Other than above: Setting prohibited Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. 2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. * Port E Control Register L2 (PECRL2) Bit: 15 - 14 PE7 MD2 13 PE7 MD1 12 PE7 MD0 11 - 10 PE6 MD2 9 PE6 MD1 8 PE6 MD0 7 - 6 PE5 MD2 5 PE5 MD1 4 PE5 MD0 3 - 2 PE4 MD2 1 PE4 MD1 0 PE4 MD0 Initial value: 0 R/W: R 0*1 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W 0 R 0*1 R/W 0 R/W 0 R/W Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PE7MD2 PE7MD1 PE7MD0 0* 0 0 1 R/W R/W R/W PE7 Mode Select the function of the PE7/A14/TIOC2B pin. 000: PE7 I/O (port) 001: TIOC2B I/O (MTU2) 100: A14 output (BSC)* 2 Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 847 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 10 9 8 Bit Name PE6MD2 PE6MD1 PE6MD0 Initial Value 0* 0 0 1 R/W R/W R/W R/W Description PE6 Mode www..com Select the function of the PE6/A13/TIOC2A/SCK1 pin. 000: PE6 I/O (port) 001: TIOC2A I/O (MTU2) 100: A13 output (BSC)* 110: SCK1 I/O (SCI) Other than above: Setting prohibited 2 7 0 R Reserved This bit is always read as 0. The write value should always be 0. 6 5 4 PE5MD2 PE5MD1 PE5MD0 0* 0 0 1 R/W R/W R/W PE5 Mode Select the function of the PE5/A12/TIOC1B/TXD1 pin. 000: PE5 I/O (port) 001: TIOC1B I/O (MTU2) 100: A12 output (BSC)* 110: TXD1 output (SCI) Other than above: Setting prohibited 2 3 0 R Reserved This bit is always read as 0. The write value should always be 0. 2 1 0 PE4MD2 PE4MD1 PE4MD0 0* 0 0 1 R/W R/W R/W PE4 Mode Select the function of the PE4/A11/TIOC1A/RXD1 pin. 000: PE4 I/O (port) 001: TIOC1A I/O (MTU2) 100: A11 output (BSC)* 110: RXD1 input (SCI) Other than above: Setting prohibited 2 Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode. 2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode. Rev. 2.00 Sep. 10, 2008 Page 848 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) * Port E Control Register L1 (PECRL1) Bit: 15 - 14 PE3 MD2 13 PE3 MD1 12 PE3 MD0 11 - 10 PE2 MD2 9 PE2 MD1 8 PE2 MD0 7 - 6 PE1 MD2 5www..com 4 3 2 1 PE1 MD1 PE1 MD0 PE0 MD1 0 PE0 MD0 Initial value: 0 R/W: R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R/W 0 R/W 0 R/W 0 R 0 R 0 R/W 0 R/W Bit 15 Bit Name Initial Value 0 R/W R Description Reserved This bit is always read as 0. The write value should always be 0. 14 13 12 PE3MD2 PE3MD1 PE3MD0 0 0 0 R/W R/W R/W PE3 Mode Select the function of the PE3/TIOC0D/SCK0 pin. 000: PE3 I/O (port) 001: TIOC0D I/O (MTU2) 110: SCK0 I/O (SCI) Other than above: Setting prohibited 11 0 R Reserved This bit is always read as 0. The write value should always be 0. 10 9 8 PE2MD2 PE2MD1 PE2MD0 0 0 0 R/W R/W R/W PE2 Mode Select the function of the PE2/TIOC0C/TXD0 pin. 000: PE2 I/O (port) 001: TIOC0C I/O (MTU2) 110: TXD0 output (SCI) Other than above: Setting prohibited 7 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 849 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) Bit 6 5 4 Bit Name PE1MD2 PE1MD1 PE1MD0 Initial Value 0 0 0 R/W R/W R/W R/W Description PE1 Mode www..com Select the function of the PE1/TIOC0B/RXD0 pin. 000: PE1 I/O (port) 001: TIOC0B I/O (MTU2) 110: RXD0 input (SCI) Other than above: Setting prohibited 3, 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 0 PE0MD1 PE0MD0 0 0 R/W R/W PE0 Mode Select the function of the PE0/TIOC0A pin. 00: PE0 I/O (port) 01: TIOC0A I/O (MTU2) Other than above: Setting prohibited Rev. 2.00 Sep. 10, 2008 Page 850 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.1.9 IRQOUT Function Control Register (IFCR) www..com IFCR is a 16-bit readable/writable register that is used to control the IRQOUT pin output when it is selected as the multiplexed pin function by port E control register L4 (PECRL4). When PECRL4 selects another function, the IFCR setting does not affect the pin function. Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 - 4 - 3 - 2 - 1 IRQ MD1 0 IRQ MD0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W Bit 15 to 2 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 1 0 IRQMD1 IRQMD0 0 0 R/W R/W Port E IRQOUT Pin Function Select Select the IRQOUT pin function when bits 14 to 12 (PE15MD2 to PE15MD0) in PECRL4 are set to B'011. 00: Interrupt request accept signal output 01: Setting prohibited 10: Interrupt request accept signal output 11: Always high-level output Rev. 2.00 Sep. 10, 2008 Page 851 of 1130 REJ09B0402-0200 Section 20 Pin Function Controller (PFC) 20.2 Usage Notes www..com 1. In this LSI, the same function is available as a multiplexed function on multiple pins. This approach is intended to increase the number of selectable pin functions and to allow the easier design of boards. If two or more pins are specified for one function, however, there are two cautions shown below. When the pin function is input Signals input to several pins are formed as one signal through OR or AND logic and the signal is transmitted into the LSI. Therefore, a signal that differs from the input signals may be transmitted to the LSI depending on the input signals in other pins that have the same functions. Table 20.14 shows the transmit forms of input functions allocated to several pins. When using one of the functions shown below in multiple pins, use it with care of signal polarity considering the transmit forms. Table 20.14 Transmit Forms of Input Functions Allocated to Multiple Pins OR Type SCK0 to SCK2, RXD0 to RXD2 AND Type IRQ0 to IRQ3, WAIT, POE0, POE1, POE4 to POE5 Signals input to several pins are formed as one signal through OR logic and the signal is transmitted into the LSI. AND type: Signals input to several pins are formed as one signal through AND logic and the signal is transmitted into the LSI. When the pin function is output Each selected pin can output the same function. 2. When the port input is switched from a low level to the IRQ edge for the pins that are multiplexed with input/output and IRQ, the corresponding edge is detected. 3. Do not set functions other than those specified in tables 20.10 to 20.12. Otherwise, correct operation cannot be guaranteed. 4. PFC setting in single-chip mode (MCU operating mode 3) In single-chip mode, do not set the PFC to select address bus, data bus, bus control, or the BREQ, BACK, or CK signals. If they are selected, address bus signals function as high- or low-level outputs, data bus signals function as high-impedance outputs, and the other output signals function as high-level outputs. As BREQ and WAIT function as inputs, do not leave them open. However, the bus-mastership-request inputs and external waits are disabled. OR type: Rev. 2.00 Sep. 10, 2008 Page 852 of 1130 REJ09B0402-0200 Section 21 I/O Ports Section 21 I/O Ports www..com The SH7136 has four ports: A, B, E, and F. Port A is a 16-bit I/O port, port B is a 6-bit I/O port, and port E is a 22-bit I/O port. Port F is a 12-bit input-only port. The SH7137 has five ports: A, B, D, E, and F. Port A is a 16-bit I/O port, port B is an 8-bit I/O port, port D is an 11-bit I/O port, and port E is a 22-bit I/O port. Port F is a 16-bit input-only port. All the port pins are multiplexed as general input/output pins and special function pins. The functions of the multiplex pins are selected by means of the pin function controller (PFC). Each port is provided with a data register for storing the pin data. Rev. 2.00 Sep. 10, 2008 Page 853 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.1 Port A www..com Port A in the SH7136 is an input/output port with the 16 pins shown in figure 21.1. PA15 (I/O)/TXD1 (output)/SSO (I/O) PA14 (I/O)/RXD1 (input)/SSI (I/O) PA13 (I/O)/SCK1 (I/O)/SSCK (I/O) PA12 (I/O)/SCK0 (I/O)/SCS (I/O) PA11 (I/O)/TXD0 (output)/ADTRG (input) PA10 (I/O)/RXD0 (input) PA9 (I/O)/TCLKD (input)/POE8 (input)/TXD2 (output) PA8 (I/O)/TCLKC (input)/POE6 (input)/RXD2 (input) Port A PA7 (I/O)/TCLKB (input)/POE5 (input)/SCK2 (I/O) PA6 (I/O)/UBCTRG (output)/TCLKA (input)/POE4 (input) PA5 (I/O)/IRQ3 (input)/SCK1 (I/O) PA4 (I/O)/IRQ2 (input)/TXD1 (output) PA3 (I/O)/IRQ1 (input)/RXD1 (input) PA2 (I/O)/IRQ0 (input)/POE2 (input)/SCK0 (I/O) PA1 (I/O)/POE1 (input)/TXD0 (output) PA0 (I/O)/POE0 (input)/RXD0 (input) Figure 21.1 Port A (SH7136) Rev. 2.00 Sep. 10, 2008 Page 854 of 1130 REJ09B0402-0200 Section 21 I/O Ports Port A in the SH7137 is an input/output port with the 16 pins shown in figure 21.2. www..com PA15 (I/O)/CK (output)/TXD1 (output)/SSO (I/O) PA14 (I/O)/A10 (output)/RXD1 (input)/SSI (I/O) PA13 (I/O)/A9 (output)/SCK1 (I/O)/SSCK (I/O) PA12 (I/O)/A8 (output)/SCK0 (I/O)/SCS (I/O) PA11 (I/O)/A7 (output)/TXD0 (output)/ADTRG (input) PA10 (I/O)/A6 (output)/RXD0 (input) PA9 (I/O)/WAIT (input)/TCLKD (input)/POE8 (input)/TXD2 (output) PA8 (I/O)/WRL (output)/TCLKC (input)/POE6 (input)/RXD2 (input) Port A PA7 (I/O)/TCLKB (input)/POE5 (input)/ SCK2 (I/O) PA6 (I/O)/RD (output)/UBCTRG (output)/TCLKA (input)/POE4 (input) PA5 (I/O)/A5 (output)/IRQ3 (input)/SCK1 (I/O) PA4 (I/O)/A4 (output)/IRQ2 (input)/TXD1 (output) PA3 (I/O)/A3 (output)/IRQ1 (input)/RXD1 (input) PA2 (I/O)/A2 (output)/IRQ0 (input)/POE2 (input)/SCK0 (I/O) PA1 (I/O)/A1 (output)/POE1 (input)/TXD0 (output) PA0 (I/O)/A0 (output)/POE0 (input)/RXD0 (input) Figure 21.2 Port A (SH7137) Rev. 2.00 Sep. 10, 2008 Page 855 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.1.1 Register Descriptions www..com Port A is a 16-bit input/output port. Port A has the following registers. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 21.1 Register Configuration Register Name Port A data register L Port A port register L Abbreviation PADRL PAPRL R/W R/W R Initial Value H'0000 H'xxxx Address H'FFFFD102 H'FFFFD11E Access Size 8, 16 8, 16 21.1.2 Port A Data Register L (PADRL) The port A data register L (PADRL) is a 16-bit readable/writable register that stores port A data. Bits PA15DR to PA0DR correspond to pins PA15 to PA0 (multiplexed functions omitted here). When a pin function is general output, if a value is written to PADRL, that value is output directly from the pin, and if PADRL is read, the register value is returned directly regardless of the pin state. When a pin function is general input, if PADRL is read, the pin state, not the register value, is returned directly. If a value is written to PADRL, although that value is written into PADRL, it does not affect the pin state. Table 21.2 summarizes port A data register read/write operations. Bit: 15 PA15 DR 14 PA14 DR 13 PA13 DR 12 PA12 DR 11 PA11 DR 10 PA10 DR 9 PA9 DR 8 PA8 DR 7 PA7 DR 6 PA6 DR 5 PA5 DR 4 PA4 DR 3 PA3 DR 2 PA2 DR 1 PA1 DR 0 PA0 DR Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Rev. 2.00 Sep. 10, 2008 Page 856 of 1130 REJ09B0402-0200 Section 21 I/O Ports Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Name PA15DR PA14DR PA13DR PA12DR PA11DR PA10DR PA9DR PA8DR PA7DR PA6DR PA5DR PA4DR PA3DR PA2DR PA1DR PA0DR Initial Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Description See table 21.2. www..com Table 21.2 Port A Data Register L (PADRL) Read/Write Operations * PADRL Bits 15 to 0 PAIOR 0 Pin Function General input Other than general input 1 General output Other than general output Read Pin state Pin state PADRL value PADRL value Write Can write to PADRL, but it has no effect on pin state Can write to PADRL, but it has no effect on pin state Value written is output from pin Can write to PADRL, but it has no effect on pin state Rev. 2.00 Sep. 10, 2008 Page 857 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.1.3 Port A Port Register L (PAPRL) www..com The port A port register L (PAPRL) is a 16-bit read-only register that always returns the states of the pins regardless of the PFC setting. Bits PA15PR to PA0PR correspond to pins PA15 to PA0 (multiplexed functions omitted here). Bit: 15 PA15 PR 14 PA14 PR 13 PA13 PR 12 PA12 PR 11 PA11 PR 10 PA10 PR 9 PA9 PR 8 PA8 PR 7 PA7 PR 6 PA6 PR 5 PA5 PR 4 PA4 PR 3 PA3 PR 2 PA2 PR 1 PA1 PR 0 PA0 PR Initial value: * R/W: R * R * R * R * R * R * R * R * R * R * R * R * R * R * R * R Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Name PA15PR PA14PR PA13PR PA12PR PA11PR PA10PR PA9PR PA8PR PA7PR PA6PR PA5PR PA4PR PA3PR PA2PR PA1PR PA0PR Initial Value R/W Description The pin state is returned regardless of the PFC setting. These bits cannot be modified. Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Rev. 2.00 Sep. 10, 2008 Page 858 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.2 Port B www..com Port B in the SH7136 is an input/output port with the six pins shown in figure 21.3. PB7 (I/O)/CRx0 (input) PB6 (I/O)/CTx0 (output) PB5 (I/O)/IRQ3 (input)/POE5 (input)/TIC5U (input) Port B PB4 (I/O)/IRQ2 (input)/POE4 (input)/TIC5US (input) PB3 (I/O)/IRQ1 (input)/POE1 (input)/TIC5V (input)/SDA (I/O) PB2 (I/O)/IRQ0 (input)/POE0 (input)/TIC5VS (input)/SCL (I/O) Figure 21.3 Port B (SH7136) Port B in the SH7137 is an input/output port with the eight pins shown in figure 21.4. PB7 (I/O)/CS1 (output)/CRx0 (input) PB6 (I/O)/WAIT (input)/CTx0 (output) PB5 (I/O)/A19 (output)/IRQ3 (input)/POE5 (input)/TIC5U (input) PB4 (I/O)/A18 (output)/IRQ2 (input)/POE4 (input)/TIC5US (input) Port B PB3 (I/O)/A17 (output)/IRQ1 (input)/POE1 (input)/TIC5V (input)/SDA (I/O) PB2 (I/O)/A16 (output)/IRQ0 (input)/POE0 (input)/TIC5VS (input)/SCL (I/O) PB1 (I/O)/BREQ (input)/TIC5W (input) PB0 (I/O)/BACK (output)/TIC5WS (input) Figure 21.4 Port B (SH7137) Rev. 2.00 Sep. 10, 2008 Page 859 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.2.1 Register Descriptions www..com Port B is a 6-bit input/output port in the SH7136, an 8-bit input/output port in the SH7137. Port B has the following registers. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 21.3 Register Configuration Register Name Port B data register L Port B port register L Abbreviation PBDRL PBPRL R/W R/W R Initial Value H'0000 H'00xx Address H'FFFFD182 H'FFFFD19E Access Size 8, 16 8, 16 21.2.2 Port B Data Register L (PBDRL) The port B data register L (PBDRL) is a 16-bit readable/writable register that stores port B data. Bits PB7DR to PB2DR correspond to pins PB7 to PB2, respectively (multiplexed functions omitted here) in the SH7136. Bits PB7DR to PB0DR correspond to pins PB7 to PB0, respectively (multiplexed functions omitted here) in the SH7137. When a pin function is general output, if a value is written to PBDRL, that value is output directly from the pin, and if PBDRL is read, the register value is returned directly regardless of the pin state. When a pin function is general input, if PBDRL is read, the pin state, not the register value, is returned directly. If a value is written to PBDRL, although that value is written into PBDRL, it does not affect the pin state. Table 21.4 summarizes port B data register read/write operations. Rev. 2.00 Sep. 10, 2008 Page 860 of 1130 REJ09B0402-0200 Section 21 I/O Ports * PBDRL (SH7136) Bit: 15 - 14 - 13 - 12 - 11 - 10 PB10 DR 9 PB9 DR 8 PB8 DR 7 PB7 DR 6 PB6 DR 5www..com 4 3 2 1 PB5 DR PB4 DR PB3 DR PB2 DR - 0 - Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R 0 R Bit 15 to 8 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 7 6 5 4 3 2 1, 0 PB7DR PB6DR PB5DR PB4DR PB3DR PB2DR 0 0 0 0 0 0 All 0 R/W R/W R/W R/W R/W R/W R See table 21.4. Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 861 of 1130 REJ09B0402-0200 Section 21 I/O Ports * PBDRL (SH7137) Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 PB7 DR 6 PB7 DR 5 www..com 4 3 2 1 PB5 DR PB4 DR PB3 DR PB2 DR PB1 DR 0 PB0 DR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 to 8 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 7 6 5 4 3 2 1 0 PB7DR PB6DR PB5DR PB4DR PB3DR PB2DR PB1DR PB0DR 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W See table 21.4. Table 21.4 Port B Data Register (PBDR) Read/Write Operations * PBDRL Bits 7 to 0 PBIOR 0 Pin Function General input Other than general input 1 General output Other than general output Read Pin state Pin state PBDRL value PBDRL value Write Can write to PBDRL, but it has no effect on pin state Can write to PBDRL, but it has no effect on pin state Value written is output from pin Can write to PBDRL, but it has no effect on pin state Rev. 2.00 Sep. 10, 2008 Page 862 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.2.3 Port B Port Register L (PBPRL) www..com The port B port register L (PBPRL) is a 16-bit read-only register that always returns the states of the pins regardless of the PFC setting. Bits PB7PR to PB2PR correspond to pins PB7 to PB2, respectively (multiplexed functions omitted here) in the SH7136. Bits PB7PR to PB0PR correspond to pins PB7 to PB0, respectively (multiplexed functions omitted here) in the SH7137. * PBPRL (SH7136) Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 PB7 PR 6 PB6 PR 5 PB5 PR 4 PB4 PR 3 PB3 PR 2 PB2 PR 1 - 0 - Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R * R * R * R * R * R * R 0 R 0 R Bit 15 to 8 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 7 6 5 4 3 2 1, 0 PB7PR PB6PR PB5PR PB4PR PB3PR PB2PR Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R All 0 R The pin state is returned regardless of the PFC setting. These bits cannot be modified. Reserved These bits are always read as 0. The write value should always be 0. * PBPRL (SH7137) Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 PB7 PR 6 PB6 PR 5 PB5 PR 4 PB4 PR 3 PB3 PR 2 PB2 PR 1 PB1 PR 0 PB0 PR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R * R * R * R * R * R * R * R * R Rev. 2.00 Sep. 10, 2008 Page 863 of 1130 REJ09B0402-0200 Section 21 I/O Ports Bit 15 to 8 Bit Name Initial Value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. 7 6 5 4 3 2 1 0 PB7PR PB6PR PB5PR PB4PR PB3PR PB2PR PB1PR PB0PR Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R The pin state is returned regardless of the PFC setting. These bits cannot be modified. Rev. 2.00 Sep. 10, 2008 Page 864 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.3 Port D (SH7137 Only) www..com Port D in the SH7137 is an input/output port with the 11 pins shown in figure 21.5. PD10 (I/O)/ SSO (I/O) PD9 (I/O)/SSI (I/O) PD8 (I/O)/SCK2 (I/O)/SSCK (I/O) PD7 (I/O)/D7 (I/O)/TXD2 (output)/SCS (I/O) PD6 (I/O)/D6 (I/O)/RXD2 (input) Port D PD5 (I/O)/D5 (I/O)/SCK1 (I/O) PD4 (I/O)/D4 (I/O)/TXD1 (output) PD3 (I/O)/D3 (I/O)/RXD1 (input) PD2 (I/O)/D2 (I/O)/SCK0 (I/O) PD1 (I/O)/D1 (I/O)/TXD0 (output) PD0 (I/O)/D0 (I/O)/RXD0 (input) Figure 21.5 Port D 21.3.1 Register Descriptions Port D is an 11-bit input/output port. Note that port D is not available in the SH7136. Port D has the following registers. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 21.5 Register Configuration Register Name Port D data register L Port D port register L Abbreviation PDDRL PDPRL R/W R/W R Initial Value H'0000 H'xxxx Address H'FFFFD282 H'FFFFD29E Access Size 8, 16 8, 16 Rev. 2.00 Sep. 10, 2008 Page 865 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.3.2 Port D Data Register L (PDDRL) www..com The port D data register L (PDDRL) is a 16-bit readable/writable register that stores port D data. Bits PD10DR to PD0DR correspond to pins PD10 to PD0 (multiplexed functions omitted here). When a pin function is general output, if a value is written to PDDRL, that value is output directly from the pin, and if PDDRL is read, the register value is returned directly regardless of the pin state. When a pin function is general input, if PDDRL is read, the pin state, not the register value, is returned directly. If a value is written to PDDRL, although that value is written into PDDRL, it does not affect the pin state. Table 21.6 summarizes port D data register read/write operations. Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 PB7 DR 6 PB7 DR 5 PB5 DR 4 PB4 DR 3 PB3 DR 2 PB2 DR 1 PB1 DR 0 PB0 DR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 to 11 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 10 9 8 7 6 5 4 3 2 1 0 PD10DR PD9DR PD8DR PD7DR PD6DR PD5DR PD4DR PD3DR PD2DR PD1DR PD0DR 0 0 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W See table 21.6. Rev. 2.00 Sep. 10, 2008 Page 866 of 1130 REJ09B0402-0200 Section 21 I/O Ports Table 21.6 Port D Data Register L (PDDRL) Read/Write Operations * PDDRL Bits 10 to 0 PDIOR 0 Pin Function General input Other than general input 1 General output Other than general output Read Pin state Pin state PDDRL value PDDRL value Write Can write to PDDRL, but it has no effect on pin state Can write to PDDRL, but it has no effect on pin state Value written is output from pin Can write to PDDRL, but it has no effect on pin state www..com 21.3.3 Port D Port Register L (PDPRL) The port D port register L (PDPRL) is a 16-bit read-only register that always returns the states of the pins regardless of the PFC setting. Bits PD10PR to PD0PR correspond to pins PD10 to PD0 (multiplexed functions omitted here). Bit: 15 - 14 - 13 - 12 - 11 - 10 PD10 PR 9 PD9 PR 8 PD8 PR 7 PD7 PR 6 PD6 PR 5 PD5 PR 4 PD4 PR 3 PD3 PR 2 PD2 PR 1 PD1 PR 0 PD0 PR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R * R * R * R * R * R * R * R * R * R * R * R Rev. 2.00 Sep. 10, 2008 Page 867 of 1130 REJ09B0402-0200 Section 21 I/O Ports Bit 15 to 11 Bit Name Initial Value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. 10 9 8 7 6 5 4 3 2 1 0 PD10PR PD9PR PD8PR PD7PR PD6PR PD5PR PD4PR PD3PR PD2PR PD1PR PD0PR Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R The pin state is returned regardless of the PFC setting. These bits cannot be modified. Rev. 2.00 Sep. 10, 2008 Page 868 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.4 Port E www..com Port E in the SH7136 is an input/output port with the 22 pins shown in figure 21.6. PE21 (I/O)/TIOC4DS (I/O)/TRST (input) PE20 (I/O)/TIOC4CS (I/O)/TMS (input) PE19 (I/O)/TIOC4BS (I/O)/TDO (output) PE18 (I/O)/TIOC4AS (I/O)/TDI (input) PE17 (I/O)/TIOC3DS (I/O)/TCK (input) PE16 (I/O)/TIOC3BS (I/O)/ASEBRKAK (output)/ASEBRK (input) PE15 (I/O)/TIOC4D (I/O)/IRQOUT (output) PE14 (I/O)/TIOC4C (I/O) PE13 (I/O)/TIOC4B (I/O)/MRES (input) PE12 (I/O)/TIOC4A (I/O) PE11 (I/O)/TIOC3D (I/O) Port E PE10 (I/O)/TIOC3C (I/O) PE9 (I/O)/TIOC3B (I/O) PE8 (I/O)/TIOC3A (I/O) PE7 (I/O)/TIOC2B (I/O) PE6 (I/O)/TIOC2A (I/O)/SCK1 (I/O) PE5 (I/O)/TIOC1B (I/O)/TXD1 (output) PE4 (I/O)/TIOC1A (I/O)/RXD1 (input) PE3 (I/O)/TIOC0D (I/O)/SCK0 (I/O) PE2 (I/O)/TIOC0C (I/O)/TXD0 (output) PE1 (I/O)/TIOC0B (I/O)/RXD0 (input) PE0 (I/O)/TIOC0A (I/O) Figure 21.6 Port E (SH7136) Rev. 2.00 Sep. 10, 2008 Page 869 of 1130 REJ09B0402-0200 Section 21 I/O Ports Port E in the SH7137 is an input/output port with the 22 pins shown in figure 21.7. www..com PE21 (I/O)/WRL (output)/TIOC4DS (I/O)/TRST (input) PE20 (I/O)/TIOC4CS (I/O)/TMS (input) PE19 (I/O)/RD (output)/TIOC4BS (I/O)/TDO (output) PE18 (I/O)/CS1 (output)/TIOC4AS (I/O)/TDI (input) PE17 (I/O)/CS0 (output)/TIOC3DS (I/O)/TCK (input) PE16 (I/O)/WAIT (input)/TIOC3BS (I/O)/ASEBRKAK (output)/ASEBRK (input) PE15 (I/O)/TIOC4D (I/O)/IRQOUT (output) PE14 (I/O)/TIOC4C (I/O) PE13 (I/O)/TIOC4B (I/O)/MRES (input) PE12 (I/O)/TIOC4A (I/O) PE11 (I/O)/TIOC3D (I/O) Port E PE10 (I/O)/CS0 (output)/TIOC3C (I/O) PE9 (I/O)/TIOC3B (I/O) PE8 (I/O)/A15 (output)/TIOC3A (I/O) PE7 (I/O)/A14 (output)/TIOC2B (I/O) PE6 (I/O)/A13 (output)/TIOC2A (I/O)/SCK1 (I/O) PE5 (I/O)/A12 (output)/TIOC1B (I/O)/TXD1 (output) PE4 (I/O)/A11 (output)/TIOC1A (I/O)/RXD1 (input) PE3 (I/O)/TIOC0D (I/O)/SCK0 (I/O) PE2 (I/O)/TIOC0C (I/O)/TXD0 (output) PE1 (I/O)/TIOC0B (I/O)/RXD0 (input) PE0 (I/O)/TIOC0A (I/O) Figure 21.7 Port E (SH7137) Rev. 2.00 Sep. 10, 2008 Page 870 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.4.1 Register Descriptions www..com Port E is a 22-bit input/output port. Port E has the following registers. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 21.7 Register Configuration Register Name Port E data register H Port E data register L Port E port register H Port E port register L Abbreviation PEDRH PEDRL PEPRH PEPRL R/W R/W R/W R R Initial Value H'0000 H'0000 H'00xx H'xxxx Address H'FFFFD300 H'FFFFD302 H'FFFFD31C H'FFFFD31E Access Size 8, 16, 32 8, 16 8, 16, 32 8, 16 21.4.2 Port E Data Registers H and L (PEDRH and PEDRL) The port E data registers H and L (PEDRH and PEDRL) are 16-bit readable/writable registers that store port E data. Bits PE21DR to PE0DR correspond to pins PE21 to PE0, respectively (multiplexed functions omitted here). When a pin function is general output, if a value is written to PEDRH or PEDRL, that value is output directly from the pin, and if PEDRH or PEDRL is read, the register value is returned directly regardless of the pin state. When a pin function is general input, if PEDRH or PEDRL is read, the pin state, not the register value, is returned directly. If a value is written to PEDRH or PEDRL, although that value is written into PEDRH or PEDRL, it does not affect the pin state. Table 21.8 summarizes port E data register read/write operations. Rev. 2.00 Sep. 10, 2008 Page 871 of 1130 REJ09B0402-0200 Section 21 I/O Ports * PEDRH Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 www..com 4 3 2 1 PE21 DR PE20 DR PE19 DR PE18 DR PE17 DR 0 PE16 DR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 to 6 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 5 4 3 2 1 0 PE21DR PE20DR PE19DR PE18DR PE17DR PE16DR 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W See table 21.8. Rev. 2.00 Sep. 10, 2008 Page 872 of 1130 REJ09B0402-0200 Section 21 I/O Ports * PEDRL Bit: 15 PE15 DR 14 PE14 DR 13 PE13 DR 12 PE12 DR 11 PE11 DR 10 PE10 DR 9 PE9 DR 8 PE8 DR 7 PE7 DR 6 PE6 DR 5www..com 4 3 2 1 PE5 DR PE4 DR PE3 DR PE2 DR PE1 DR 0 PE0 DR Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Name PE15DR PE14DR PE13DR PE12DR PE11DR PE10DR PE9DR PE8DR PE7DR PE6DR PE5DR PE4DR PE3DR PE2DR PE1DR PE0DR Initial Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Description See table 21.8. Rev. 2.00 Sep. 10, 2008 Page 873 of 1130 REJ09B0402-0200 Section 21 I/O Ports Table 21.8 Port E Data Register (PEDR) Read/Write Operations * PEDRH Bits 5 to 0 and PEDRL Bits 15 to 0 PEIOR 0 Pin Function General input Other than general input 1 General output Other than general output Read Pin state Pin state PEDRH or PEDRL value PEDRH or PEDRL value Write Can write to PEDRH and PEDRL, but it has no effect on pin state Can write to PEDRH and PEDRL, but it has no effect on pin state Value written is output from pin Can write to PEDRH and PEDRL, but it has no effect on pin state www..com 21.4.3 Port E Port Registers H and L (PEPRH and PEPRL) The port E port registers H and L (PEPRH and PEPRL) are 16-bit read-only registers that always return the states of the pins regardless of the PFC setting. Bits PE21PR to PE0PR correspond to pins PE21 to PE0, respectively (multiplexed functions omitted here). * PEPRH Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 PE21 PR 4 PE20 PR 3 PE19 PR 2 PE18 PR 1 PE17 PR 0 PE16 PR Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R * R * R * R * R * R * R Bit 15 to 6 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 5 4 3 2 1 0 PE21PR PE20PR PE19PR PE18PR PE17PR PE16PR Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R The pin state is returned regardless of the PFC setting. These bits cannot be modified. Rev. 2.00 Sep. 10, 2008 Page 874 of 1130 REJ09B0402-0200 Section 21 I/O Ports * PEPRL Bit: 15 PE15 PR 14 PE14 PR 13 PE13 PR 12 PE12 PR 11 PE11 PR 10 PE10 PR 9 PE9 PR 8 PE8 PR 7 PE7 PR 6 PE6 PR 5www..com 4 3 2 1 PE5 PR PE4 PR PE3 PR PE2 PR PE1 PR 0 PE0 PR Initial value: * R/W: R * R * R * R * R * R * R * R * R * R * R * R * R * R * R * R Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Name PE15PR PE14PR PE13PR PE12PR PE11PR PE10PR PE9PR PE8PR PE7PR PE6PR PE5PR PE4PR PE3PR PE2PR PE1PR PE0PR Initial Value R/W Description The pin state is returned regardless of the PFC setting. These bits cannot be modified. Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Rev. 2.00 Sep. 10, 2008 Page 875 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.5 Port F www..com Port F in the SH7136 is an input-only port with the 12 pins shown in figure 21.8. PF15 (input)/AN15 (input) PF14 (input)/AN14 (input) PF13 (input)/AN13 (input) PF12 (input)/AN12 (input) PF11 (input)/AN11 (input) PF10 (input)/AN10 (input) Port F PF9 (input)/AN9 (input) PF8 (input)/AN8 (input) PF3 (input)/AN3 (input) PF2 (input)/AN2 (input) PF1 (input)/AN1 (input) PF0 (input)/AN0 (input) Figure 21.8 Port F (SH7136) Rev. 2.00 Sep. 10, 2008 Page 876 of 1130 REJ09B0402-0200 Section 21 I/O Ports Port F in the SH7137 is an input-only port with the 16 pins shown in figure 21.9. www..com PF15 (input)/AN15 (input) PF14 (input)/AN14 (input) PF13 (input)/AN13 (input) PF12 (input)/AN12 (input) PF11 (input)/AN11 (input) PF10 (input)/AN10 (input) PF9 (input)/AN9 (input) Port F PF8 (input)/AN8 (input) PF7 (input)/AN7 (input) PF6 (input)/AN6 (input) PF5 (input)/AN5 (input) PF4 (input)/AN4 (input) PF3 (input)/AN3 (input) PF2 (input)/AN2 (input) PF1 (input)/AN1 (input) PF0 (input)/AN0 (input) Figure 21.9 Port F (SH7137) 21.5.1 Register Descriptions Port F is a 12-bit input-only port in the SH7136, and 16-bit input-only port in the SH7137. Port F has the following register. For details on register addresses and register states during each processing, refer to section 25, List of Registers. Table 21.9 Register Configuration Register Name Port F data register L Abbreviation PFDRL R/W R Initial Value H'xxxx Address H'FFFFD382 Access Size 8, 16 Rev. 2.00 Sep. 10, 2008 Page 877 of 1130 REJ09B0402-0200 Section 21 I/O Ports 21.5.2 Port F Data Register L (PFDRL) www..com The port F data register L (PFDRL) is a 16-bit read-only register that stores port F data. Bits PF15DR to PF8DR and PF3DR to PF0DR correspond to pins PF15 to PF8 and PF3 to PF0, respectively (multiplexed functions omitted here) in the SH7136. Bits PF15DR to PF0DR correspond to pins PF15 to PF0, respectively (multiplexed functions omitted here) in the SH7137. Any value written into these bits is ignored, and there is no effect on the state of the pins. When any of the bits are read, the pin state rather than the bit value is read directly. However, when an A/D converter analog input is being sampled, values of 1 are read out. Table 21.10 summarizes port F data register L read/write operations. * PFDRL (SH7136) Bit: 15 PF15 DR 14 PF14 DR 13 PF13 DR 12 PF12 DR 11 PF11 DR 10 PF10 DR 9 PF9 DR 8 PF8 DR 7 - 6 - 5 - 4 - 3 PF3 DR 2 PF2 DR 1 PF1 DR 0 PF0 DR Initial value: * R/W: R * R * R * R * R * R * R * R 0 R 0 R 0 R 0 R * R * R * R * R Bit 15 14 13 12 11 10 9 8 7 to 4 Bit Name PF15DR PF14DR PF13DR PF12DR PF11DR PF10DR PF9DR PF8DR Initial Value R/W Description See table 21.10. Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 2 1 0 PF3DR PF2DR PF1DR PF0DR Pin state R Pin state R Pin state R Pin state R See table 21.10. Rev. 2.00 Sep. 10, 2008 Page 878 of 1130 REJ09B0402-0200 Section 21 I/O Ports * PFDRL (SH7137) Bit: 15 PF15 DR 14 PF14 DR 13 PF13 DR 12 PF12 DR 11 PF11 DR 10 PF10 DR 9 PF9 DR 8 PF8 DR 7 PF7 DR 6 PF6 DR 5www..com 4 3 2 1 PF5 DR PF4 DR PG3 DR PF2 DR PF1 DR 0 PF0 DR Initial value: * R/W: R * R * R * R * R * R * R * R * R * R * R * R * R * R * R * R Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Name PF15DR PF14DR PF13DR PF12DR PF11DR PF10DR PF9DR PF8DR PF7DR PF6DR PF5DR PF4DR PF3DR PF2DR PF1DR PF0DR Initial Value R/W Description See table 21.10. Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Pin state R Table 21.10 Port F Data Register L (PFDRL) Read/Write Operations * PFDRL Bits 15 to 0 Pin Function General input ANn input (analog input) Read Pin state 1 Write Ignored (no effect on pin state) Ignored (no effect on pin state) Rev. 2.00 Sep. 10, 2008 Page 879 of 1130 REJ09B0402-0200 Section 21 I/O Ports www..com Rev. 2.00 Sep. 10, 2008 Page 880 of 1130 REJ09B0402-0200 Section 22 Flash Memory Section 22 Flash Memory www..com This LSI has 256-Kbyte on-chip flash memory. The flash memory has the following features. 22.1 Features * Two flash-memory MATs, with one selected by the mode in which the LSI starts up The on-chip flash memory has two memory spaces in the same address space (hereafter referred to as memory MATs). The mode setting when the LSI starts up determines the memory MAT that is currently mapped. The MAT can be switched by bank-switching after the LSI has started up. Size of the user MAT, from which booting-up proceeds after a power-on reset in user mode: 256 Kbytes Size of the user boot MAT, from which booting-up proceeds after a power-on reset in user boot mode: 12 Kbytes * Three on-board programming modes and one off-board programming mode On-board programming modes Boot Mode: The on-chip SCI interface is used for programming in this mode. Either the user MAT or user-boot MAT can be programmed, and the bit rate for data transfer between the host and this LSI are automatically adjusted. User Program Mode: This mode allows programming of the user MAT via any desired interface. User Boot Mode: This mode allows writing of a user boot program via any desired interface and programming of the user MAT. Off-board programming mode Programmer Mode: This mode allows programming of the user MAT and user boot MAT with the aid of a PROM programmer. * Downloading of an on-chip program to provide an interface for programming/erasure This LSI has a dedicated programming/erasing program. After this program has been downloaded to the on-chip RAM, programming or erasing can be performed by setting parameters as arguments. "User branching" is also supported. Rev. 2.00 Sep. 10, 2008 Page 881 of 1130 REJ09B0402-0200 Section 22 Flash Memory * * * * * User branching Programming is performed in 128-byte units. Each round of programming consists of www..com application of the programming pulse, reading for verification, and several other steps. Erasing is performed in block units and each round of erasing consists of several steps. A userprocessing routine can be executed between each round of erasing, and making the setting for this is called the addition of a user branch. Using on-chip RAM to emulate flash memory By laying on-chip RAM over part of the flash memory, flash-memory programming can be emulated in real time. Protection modes There are two modes of protection: software protection is applied by register settings and hardware protection is applied by the level on the FWE pin. Protection of the flash memory from programming or erasure can be selected. When an abnormal state is detected, such as runaway execution of programming/erasing, the protection modes initiate the transition to the error protection state and suspend programming/erasing processing. Programming/erasing time The time taken to program 128 bytes of flash memory in a single round is tP ms (typ.), which is equivalent to tP/128 ms per byte. The erasing time is tEs (typ.) per block. Number of programming operations The flash memory can be programmed up to NWEC times. Operating frequency for programming/erasing The operating frequency for programming/erasing is a maximum of 40 MHz (P). Rev. 2.00 Sep. 10, 2008 Page 882 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.2 22.2.1 Overview www..com Block Diagram Internal address bus Internal data bus (32 bits) FCCS FPCS Module bus FECS FKEY FMATS FTDAR RAMER Memory MAT unit Control unit User MAT: 256 kbytes User boot MAT: 12 kbytes Flash memory FWE pin Mode pins Operating mode [Legend] FCCS: FPCS: FECS: FKEY: FMATS: FTDAR: RAMER: Flash code control and status register Flash program code select register Flash erase code select register Flash key code register Flash MAT select register Flash transfer destination address register RAM emulation register Figure 22.1 Block Diagram of Flash Memory Rev. 2.00 Sep. 10, 2008 Page 883 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.2.2 Operating Mode www..com When each mode pin and the FWE pin are set in the reset state and the reset signal is released, the microcomputer enters each operating mode as shown in figure 22.2. For the setting of each mode pin and the FWE pin, see table 22.1. * Flash memory cannot be read, programmed, or erased in ROM invalid mode. The programming/erasing interface registers cannot be written to. When these registers are read, H'00 is always read. * Flash memory can be read in user mode, but cannot be programmed or erased. * Flash memory can be read, programmed, or erased on the board only in user program mode, user boot mode, and boot mode. * Flash memory can be read, programmed, or erased by means of the PROM programmer in programmer mode. RES = 0 RES = 0 Reset state Programmer mode setting ROM invalid mode ROM invalid mode setting Programmer mode =0 RE S Us m er od e tt se Us mo er p de rog se ram ttin g S RE = 0 ing Bo ot mo de RE S= se ttin g ot g bo tin er set Us de mo 0 RE S =0 FWE = 0 User mode FWE = 1 User program mode User boot mode Boot mode RAM emulation is enabled On-board programming mode Figure 22.2 Mode Transition of Flash Memory Rev. 2.00 Sep. 10, 2008 Page 884 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.1 (1) Relationship between FWE and MD Pins and Operating Modes (SH7136) www..com User Program Mode 1 1 1 Programmer Mode Setting value depends on the condition of the specialized PROM programmer. Pin RES FWE MD1 Reset State 0 0/1 0/1 User Mode 1 0 1 Boot Mode 1 1 0 Note: External bus extended mode and user boot mode are not supported by the SH7136. Table 22.1 (2) Relationship between FWE and MD Pins and Operating Modes (SH7137) ROM Invalid Mode 1 0 0*1 0 User Mode 1 0 0/1*2 1 User Program Mode 1 1 0/1*2 1 User Boot Mode 1 1 1 0 Boot Mode 1 1 0 0 Programmer Mode Setting value depends on the condition of the specialized PROM programmer. Pin RES FWE MD0 MD1 Reset State 0 0/1 0/1 0/1 Notes: 1. MD0 = 0: 8-bit external bus 2. MD0 = 0: External bus can be used, MD0 = 1: Single-chip mode (external bus cannot be used) Rev. 2.00 Sep. 10, 2008 Page 885 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.2.3 Mode Comparison www..com The comparison table of programming and erasing related items about boot mode, user program mode, user boot mode, and programmer mode is shown in table 22.2. Table 22.2 Comparison of Programming Modes Boot Mode Programming/ On-board erasing environment programming Programming/ erasing enable MAT Programming/ erasing control All erasure Block division erasure Program data transfer User MAT User boot MAT User Program Mode On-board programming User MAT Programmer User Boot Mode Mode On-board programming User MAT Off-board programming User MAT User boot MAT Possible (Automatic) Not possible Via programmer Not possible Not possible 2 Command method Programming/ Programming/ erasing interface erasing interface Possible (Automatic) Possible*1 Possible Possible Possible Possible From optional device via RAM Possible Not possible User boot MAT* From host via SCI From optional device via RAM Possible Possible User MAT User branch function Not possible RAM emulation Reset initiation MAT Not possible Embedded program storage MAT Mode setting change and reset Embedded program storage MAT Transition to user mode FWE setting change Mode setting change and reset Notes: 1. All-erasure is performed. After that, the specified block can be erased. 2. Initiation starts from the embedded program storage MAT. After checking the flashmemory related registers, initiation starts from the reset vector of the user MAT. * The user boot MAT can be programmed or erased only in boot mode and programmer mode. * The user MAT and user boot MAT are all erased in boot mode. Then, the user MAT and user boot MAT can be programmed by means of the command method. However, the contents of the MAT cannot be read until this state. Only user boot MAT is programmed and the user MAT is programmed in user boot mode or only user MAT is programmed because user boot mode is not used. * In user boot mode, the boot operation of the optional interface can be performed by a mode pin setting different from user program mode. Rev. 2.00 Sep. 10, 2008 Page 886 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.2.4 Flash Memory Configuration www..com This LSI's flash memory is configured by the 256-Kbyte user MAT and 12-Kbyte user boot MAT. The start address is allocated to the same address in the user MAT and user boot MAT. Therefore, when the program execution or data access is performed between the two MATs, the MAT must be switched by using FMATS. The user MAT or user boot MAT can be read in all modes if it is in ROM valid mode. However, the user boot MAT can be programmed only in boot mode and programmer mode. Address H'00000000 12 kbytes Address H'00002FFF 256 kbytes Address H'0003FFFF Figure 22.3 Flash Memory Configuration The user MAT and user boot MAT have different memory sizes. Do not access a user boot MAT that is 12 Kbytes or more. When a user boot MAT exceeding 12 Kbytes is read from, an undefined value is read. Rev. 2.00 Sep. 10, 2008 Page 887 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.2.5 Block Division www..com The user MAT is divided into 64 Kbytes (three blocks), 32 Kbytes (one block), and 4 Kbytes (eight blocks) as shown in figure 22.4. The user MAT can be erased in this divided-block units and the erase-block number of EB0 to EB11 is specified when erasing. The RAM emulation can be performed in the eight blocks of 4 Kbytes. < User MAT > Erase block Address H'00000000 4 kbytes x 8 EB0 to * EB7 32 kbytes EB8 256KB 64 kbytes EB9 64 kbytes EB10 64 kbytes Last address H'0003FFFF EB11 Note: * RAM emulation can be performed in the eight 4-kbyte blocks. Figure 22.4 Block Division of User MAT 22.2.6 Programming/Erasing Interface Programming/erasing is executed by downloading the on-chip program to the on-chip RAM and specifying the program address/data and erase block by using the interface registers/parameters. The procedure program is made by the user in user program mode and user boot mode. The overview of the procedure is as follows. For details, see section 22.5.2, User Program Mode. Rev. 2.00 Sep. 10, 2008 Page 888 of 1130 REJ09B0402-0200 Section 22 Flash Memory Start user procedure program for programming/erasing. www..com Select on-chip program to be downloaded and set download destination Download on-chip program by setting VBR, FKEY, and SCO bits. Initialization execution (on-chip program execution) Programming (in 128-byte units) or erasing (in one-block units) (on-chip program execution) No Programming/ erasing completed? Yes End user procedure program Figure 22.5 Overview of User Procedure Program (1) Selection of On-Chip Program to be Downloaded and Setting of Download Destination This LSI has programming/erasing programs and they can be downloaded to the on-chip RAM. The on-chip program to be downloaded is selected by setting the corresponding bits in the programming/erasing interface registers. The download destination can be specified by FTDAR. Rev. 2.00 Sep. 10, 2008 Page 889 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2) Download of On-Chip Program The on-chip program is automatically downloaded by clearing VBR of the CPU to www..com H'84000000 and then setting the SCO bit in the flash code control and status register (FCCS) and the flash key code register (FKEY), which are programming/erasing interface registers. The user MAT is replaced to the embedded program storage area when downloading. Since the flash memory cannot be read when programming/erasing, the procedure program, which is working from download to completion of programming/erasing, must be executed in a space other than the flash memory to be programmed/erased (for example, on-chip RAM). Since the result of download is returned to the programming/erasing interface parameters, whether the normal download is executed or not can be confirmed. Note that VBR can be changed after download is completed. (3) Initialization of Programming/Erasing The operating frequency and user branch are set before execution of programming/erasing. The user branch destination must be in an area other than the user MAT area which is in the middle of programming and the area where the on-chip program is downloaded. These settings are performed by using the programming/erasing interface parameters. (4) Programming/Erasing Execution To program or erase, the FWE pin must be brought high and user program mode must be entered. The program data/programming destination address is specified in 128-byte units when programming. The block to be erased is specified in erase-block units when erasing. These specifications are set by using the programming/erasing interface parameters and the onchip program is initiated. The on-chip program is executed by using the JSR or BSR instruction to perform the subroutine call of the specified address in the on-chip RAM. The execution result is returned to the programming/erasing interface parameters. The area to be programmed must be erased in advance when programming flash memory. There are limitations and notes on the interrupt processing during programming/erasing. For details, see section 22.8.2, Interrupts during Programming/Erasing. (5) When Programming/Erasing is Executed Consecutively When the processing is not ended by the 128-byte programming or one-block erasure, the program address/data and erase-block number must be updated and consecutive programming/erasing is required. Since the downloaded on-chip program is left in the on-chip RAM after the processing, download and initialization are not required when the same processing is executed consecutively. Rev. 2.00 Sep. 10, 2008 Page 890 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.3 Input/Output Pins www..com Flash memory is controlled by the pins as shown in table 22.3. Table 22.3 Pin Configuration Name Power-on reset Flash programming enable Mode 1 Mode 0* Transmit data Receive data Note: * Pin Name RES FWE MD1 MD0 TXD1 (PA4) RXD1 (PA3) Input/Output Input Input Input Input Output Input Function Reset Hardware protection when programming flash memory Sets operating mode of this LSI Sets operating mode of this LSI Serial transmit data output (used in boot mode) Serial receive data input (used in boot mode) The SH7136 does not have the MD0 pin. 22.4 22.4.1 Register Descriptions Registers The registers/parameters which control flash memory when the on-chip flash memory is valid are shown in table 22.4. There are several operating modes for accessing flash memory, for example, read mode/program mode. There are two memory MATs: user MAT and user boot MAT. The dedicated registers/parameters are allocated for each operating mode and MAT selection. The correspondence of operating modes and registers/parameters for use is shown in table 22.5. Rev. 2.00 Sep. 10, 2008 Page 891 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.4 (1) Register Name Register Configuration Abbreviation* FCCS FPCS FECS FKEY FMATS FTDAR RAMER 4 R/W www..com Initial Access Value Address Size Flash code control and status register Flash program code select register Flash erase code select register Flash key code register Flash MAT select register Flash transfer destination address register RAM emulation register R, W*1 H'00*2 2 H'80* R/W R/W R/W R/W R/W R/W H'00 H'00 H'00 H'00* H'AA*3 H'00 H'0000 3 H'FFFFCC00 H'FFFFCC01 H'FFFFCC02 H'FFFFCC04 H'FFFFCC05 H'FFFFCC06 H'FFFFF108 8 8 8 8 8 8 16 Notes: 1. The bits except the SCO bit are read-only bits. The SCO bit is a programming-only bit. (The value that can be read is always 0.) 2. The initial value of the FWE bit is 0 when the FWE pin goes low. The initial value of the FWE bit is 1 when the FWE pin goes high. 3. The initial value at initiation in user mode or user program mode is H'00. The initial value at initiation in user boot mode is H'AA. 4. All registers except for RAMER can be accessed only in bytes. RAMER can be accessed in bytes or words. Table 22.4 (2) Name Parameter Configuration Abbreviation DPFR FPFR FMPAR FMPDR FEBS FPEFEQ FUBRA R/W R/W R/W R/W R/W R/W R/W R/W Initial Value Undefined Undefined Undefined Undefined Undefined Undefined Undefined Address Access Size Download pass/fail result Flash pass/fail result Flash multipurpose address area Flash multipurpose data destination area Flash erase block select Flash program and erase frequency control Flash user branch address set parameter Note: * On-chip RAM* 8, 16, 32 R0 of CPU R5 of CPU R4 of CPU R4 of CPU R4 of CPU R5 of CPU 8, 16, 32 8, 16, 32 8, 16, 32 8, 16, 32 8, 16, 32 8, 16, 32 One byte of the start address in the on-chip RAM area specified by FTDAR is valid. Rev. 2.00 Sep. 10, 2008 Page 892 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.5 Register/Parameter and Target Mode InitialiDownload zation Programming/ FCCS erasing interface FPCS registers PECS FKEY FMATS FTDAR Programming/ DPFR erasing interface FPFR parameters FPEFEQ FUBRA FMPAR FMPDR FEBS RAM emulation RAMER Programming * 1 www..com RAM Erasure * 1 Read * 2 Emulation Notes: 1. The setting is required when programming or erasing user MAT in user boot mode. 2. The setting may be required according to the combination of initiation mode and read target MAT. Rev. 2.00 Sep. 10, 2008 Page 893 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.4.2 Programming/Erasing Interface Registers www..com The programming/erasing interface registers are as described below. They are all 8-bit registers that can be accessed in bytes. (1) Flash Code Control and Status Register (FCCS) FCCS is configured by bits which request the monitor of the FWE pin state and error occurrence during programming or erasing flash memory and the download of the on-chip program. Bit: 7 FWE 6 MAT 5 - 4 FLER 3 - 2 - 1 - 0 SCO Initial value: 1/0 R/W: R 1/0 R 0 R 0 R 0 R 0 R 0 R 0 (R)/W Bit 7 Bit Name FWE Initial Value 1/0 R/W R Description Flash Programming Enable Monitors the level, which is input to the FWE pin that performs hardware protection of the flash memory programming or erasing. The initial value is 0 or 1 according to the FWE pin state. 0: When the FWE pin goes low (in hardware protection state) 1: When the FWE pin goes high 6 MAT 1/0 R MAT Bit Indicates whether the user MAT or user boot MAT is selected. 0: User MAT is selected 1: User boot MAT is selected 5 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 894 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit 4 Bit Name FLER Initial Value 0 R/W R Description Flash Memory Error www..com Indicates an error occurs during programming and erasing flash memory. When FLER is set to 1, flash memory enters the error protection state. When FLER is set to 1, high voltage is applied to the internal flash memory. To reduce the damage to flash memory, the reset signal must be released after the reset period of 100 s, which is longer than normal. 0: Flash memory operates normally Programming/erasing protection for flash memory (error protection) is invalid. [Clearing condition] At a power-on reset 1: Indicates an error occurs during programming/erasing flash memory. Programming/erasing protection for flash memory (error protection) is valid. [Setting condition] See section 22.6.3, Error Protection. 3 to 1 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 895 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit 0 Bit Name SCO Initial Value 0 R/W (R)/W Description www..com Source Program Copy Operation Requests the on-chip programming/erasing program to be downloaded to the on-chip RAM. When this bit is set to 1, the on-chip program which is selected by FPCS/FECS is automatically downloaded in the on-chip RAM area specified by FTDAR. In order to set this bit to 1, RAM emulation state must be canceled, H'A5 must be written to FKEY, and this operation must be in the on-chip RAM. Four NOP instructions must be executed immediately after setting this bit to 1. For interrupts during download, see section 22.8.2, Interrupts during Programming/Erasing. For the download time, see section 22.8.3, Other Notes. Since this bit is cleared to 0 when download is completed, this bit cannot be read as 1. Download by setting the SCO bit to 1 requires a special interrupt processing that performs bank switching to the on-chip program storage area. Therefore, before issuing a download request (SCO = 1), set VBR to H'84000000. Otherwise, the CPU gets out of control. Once download end is confirmed, VBR can be changed to any other value. The mode in which the FWE pin is high must be used when using the SCO function. 0: Download of the on-chip programming/erasing program to the on-chip RAM is not executed. [Clearing condition] When download is completed 1: Request that the on-chip programming/erasing program is downloaded to the on-chip RAM is generated [Setting conditions] When all of the following conditions are satisfied and 1 is written to this bit * * * FKEY is written to H'A5 During execution in the on-chip RAM Not in RAM emulation mode (RAMS in RAMCR = 0) Rev. 2.00 Sep. 10, 2008 Page 896 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2) Flash Program Code Select Register (FPCS) FPCS selects the on-chip programming program to be downloaded. www..com Bit: 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 PPVS Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W Bit 7 to 1 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 0 PPVS 0 R/W Program Pulse Single Selects the programming program. 0: On-chip programming program is not selected [Clearing condition] When transfer is completed 1: On-chip programming program is selected (3) Flash Erase Code Select Register (FECS) FECS selects download of the on-chip erasing program. Bit: 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0 EPVB Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W Bit 7 to 1 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 897 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit 0 Bit Name EPVB Initial Value 0 R/W R/W Description Erase Pulse Verify Block www..com Selects the erasing program. 0: On-chip erasing program is not selected [Clearing condition] When transfer is completed 1: On-chip erasing program is selected (4) Flash Key Code Register (FKEY) FKEY is a register for software protection that enables download of the on-chip program and programming/erasing of flash memory. Before setting the SCO bit to 1 in order to download the on-chip program or executing the downloaded programming/erasing program, these processing cannot be executed if the key code is not written. Bit: 7 6 5 4 K[7:0] 3 2 1 0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 to 0 Bit Name K[7:0] Initial Value All 0 R/W R/W Description Key Code Only when H'A5 is written, writing to the SCO bit is valid. When a value other than H'A5 is written to FKEY, 1 cannot be written to the SCO bit. Therefore downloading to the on-chip RAM cannot be executed. Only when H'5A is written, programming/erasing of flash memory can be executed. Even if the on-chip programming/erasing program is executed, flash memory cannot be programmed or erased when a value other than H'5A is written to FKEY. H'A5: Writing to the SCO bit is enabled (The SCO bit cannot be set by a value other than H'A5.) H'5A: Programming/erasing is enabled (A value other than H'5A enables software protection state.) H'00: Initial value Rev. 2.00 Sep. 10, 2008 Page 898 of 1130 REJ09B0402-0200 Section 22 Flash Memory (5) Flash MAT Select Register (FMATS) FMATS specifies whether user MAT or user boot MAT is selected. www..com Bit: 7 MS7 6 MS6 5 MS5 4 MS4 3 MS3 2 MS2 1 MS1 0 MS0 Initial value: 0/1 R/W: R/W 0 R/W 0/1 R/W 0 R/W 0/1 R/W 0 R/W 0/1 R/W 0 R/W Bit 7 6 5 4 3 2 1 0 Bit Name MS7 MS6 MS5 MS4 MS3 MS2 MS1 MS0 Initial Value 0/1 0 0/1 0 0/1 0 0/1 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W Description MAT Select These bits are in user-MAT selection state when a value other than H'AA is written and in user-boot-MAT selection state when H'AA is written. The MAT is switched by writing a value in FMATS with the on-chip RAM instrunction. When the MAT is switched, follow section 22.8.1, Switching between User MAT and User Boot MAT. (The user boot MAT cannot be programmed in user program mode if user boot MAT is selected by FMATS. The user boot MAT must be programmed in boot mode or in programmer mode.) H'AA: The user boot MAT is selected (in user-MAT selection state when the value of these bits are other than H'AA) Initial value when these bits are initiated in user boot mode. H'00: Initial value when these bits are initiated in a mode except for user boot mode (in user-MAT selection state) [Programmable condition] These bits are in the execution state in the on-chip RAM. Rev. 2.00 Sep. 10, 2008 Page 899 of 1130 REJ09B0402-0200 Section 22 Flash Memory (6) Flash Transfer Destination Address Register (FTDAR) FTDAR specifies the on-chip RAM address to which the on-chip www..com program is downloaded. Make settings for FTDAR before writing 1 to the SCO bit in FCCS. The initial value is H'00 which points to the start address (H'FFFF9000) in on-chip RAM. Bit: 7 TDER 6 5 4 3 TDA[6:0] 2 1 0 Initial value: 0 R/W: R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Bit 7 Bit Name TDER Initial Value 0 R/W R/W Description Transfer Destination Address Setting Error This bit is set to 1 when there is an error in the download start address set by bits 6 to 0 (TDA6 to TDA0). Whether the address setting is erroneous or not is tested by checking whether the setting of TDA6 to TDA0 is in the range of H'00 to H'04 after setting the SCO bit in FCCS to 1 and performing download. Before setting the SCO bit to 1 be sure to set the FTDAR value between H'00 to H'04 as well as clearing this bit to 0. 0: Setting of TDA6 to TDA0 is normal 1: Setting of TDER and TDA6 to TDA0 is H'05 to H'FF and download has been aborted 6 to 0 TDA[6:0] All 0 R/W Transfer Destination Address These bits specify the download start address. A value from H'00 to H'04 can be set to specify the download start address in on-chip RAM in 2-Kbyte units. A value from H'05 to H'7F cannot be set. If such a value is set, the TDER bit (bit 7) in this register is set to 1 to prevent download from being executed. H'00: Download start address is set to H'FFFF9000 H'01: Download start address is set to H'FFFF9800 H'02: Download start address is set to H'FFFFA000 H'03: Download start address is set to H'FFFFA800 H'04: Download start address is set to H'FFFFB000 H'05 to H'7F: Setting prohibited. If this value is set, the TDER bit (bit 7) is set to 1 to abort the download processing. Rev. 2.00 Sep. 10, 2008 Page 900 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.4.3 Programming/Erasing Interface Parameters www..com The programming/erasing interface parameters specify the operating frequency, user branch destination address, storage place for program data, programming destination address, and erase block and exchanges the processing result for the downloaded on-chip program. This parameter uses the general registers of the CPU (R4, R5, and R0) or the on-chip RAM area. The initial value is undefined. At download all CPU registers are stored, and at initialization or when the on-chip program is executed, CPU registers except for R0 are stored. The return value of the processing result is written in R0. Since the stack area is used for storing the registers or as a work area, the stack area must be saved at the processing start. (The maximum size of a stack area to be used is 128 bytes.) The programming/erasing interface parameters are used in the following four items. 1. 2. 3. 4. Download control Initialization before programming or erasing Programming Erasing These items use different parameters. The correspondence table is shown in table 22.6. The processing results of initialization, programming, and erasing are returned, but the bit contents have different meanings according to the processing program. See the description of FPFR for each processing. Rev. 2.00 Sep. 10, 2008 Page 901 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.6 Usable Parameters and Target Modes Name of Parameter www..com ProAbbrevia- Down- Initiali- gramInitial tion load zation ming Erasure R/W Value Allocation Download pass/fail DPFR result Flash pass/fail result Flash programming/ erasing frequency control Flash user branch address set FPFR FPEFEQ R/W R/W R/W Undefined On-chip RAM* Undefined R0 of CPU Undefined R4 of CPU FUBRA R/W R/W R/W Undefined R5 of CPU Undefined R5 of CPU Undefined R4 of CPU Flash multipurpose FMPAR address area Flash multipurpose FMPDR data destination area Flash erase block select Note: * FEBS R/W Undefined R4 of CPU One byte of start address of download destination specified by FTDAR (1) Download Control The on-chip program is automatically downloaded by setting the SCO bit to 1. The on-chip RAM area to be downloaded is the area as much as 3 Kbytes starting from the start address specified by FTDAR. For the address map of the on-chip RAM, see figure 22.10. The download control is set by using the programming/erasing interface registers. The return value is given by the DPFR parameter. (a) Download pass/fail result parameter (DPFR: one byte of start address of on-chip RAM specified by FTDAR) This parameter indicates the return value of the download result. The value of this parameter can be used to determine if downloading is executed or not. Since the confirmation whether the SCO bit is set to 1 is difficult, the certain determination must be performed by setting one byte of the start address of the on-chip RAM area specified by FTDAR to a value other than the return value of download (for example, H'FF) before the download start (before setting the SCO bit to 1). For the checking method of download results, see section 22.5.2 (2), Programming Procedure in User Program Mode. Rev. 2.00 Sep. 10, 2008 Page 902 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit: 7 - 6 - 5 - 4 - 3 - 2 SS 1 FK 0 SF Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W www..com R/W Bit 7 to 3 2 Bit Name SS Initial Value R/W Description Unused Return 0. Source Select Error Detect The on-chip program which can be downloaded can be specified as only one type. When more than two types of the program are selected, the program is not selected, or the program is selected without mapping, an error occurs. 0: Download program can be selected normally 1: Download error occurs (Multi-selection or program which is not mapped is selected) Undefined R/W Undefined R/W 1 FK Undefined R/W Flash Key Register Error Detect Returns the check result whether the value of FKEY is set to H'A5. 0: FKEY setting is normal (FKEY = H'A5) 1: FKEY setting is abnormal (FKEY = value other than H'A5) 0 SF Undefined R/W Success/Fail Returns the result whether download has ended normally or not. 0: Downloading on-chip program has ended normally (no error) 1: Downloading on-chip program has ended abnormally (error occurs) Rev. 2.00 Sep. 10, 2008 Page 903 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2) Programming/Erasing Initialization The on-chip programming/erasing program to be downloaded includes the initialization www..com program. The specified period pulse must be applied when programming or erasing. The specified pulse width is made by the method in which wait loop is configured by the CPU instruction. The operating frequency of the CPU must be set. Since the user branch function is supported, the user branch destination address must be set. The initial program is set as a parameter of the programming/erasing program which has downloaded these settings. (2.1) Flash programming/erasing frequency parameter (FPEFEQ: general register R4 of CPU) This parameter sets the operating frequency of the CPU. For the range of the operating frequency of this LSI, see section 26.3.1, Clock Timing. Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 - 20 - 19 - 18 - 17 - 16 - Initial value: R/W: R/W Bit: 15 F15 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 14 F14 13 F13 12 F12 11 F11 10 F10 9 F9 8 F8 7 F7 6 F6 5 F5 4 F4 3 F3 2 F2 1 F1 0 F0 Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Rev. 2.00 Sep. 10, 2008 Page 904 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit 31 to 16 Bit Name Initial Value R/W Description Unused Return 0. Frequency Set www..com Undefined R/W Undefined R/W 15 to 0 F15 to F0 Set the operating frequency of the CPU. The setting value must be calculated as the following methods. 1. The operating frequency which is shown in MHz units must be rounded in a number to three decimal places and be shown in a number of two decimal places. 2. The centuplicated value is converted to the binary digit and is written to the FPEFEQ parameter (general register R4). For example, when the operating frequency of the CPU is 28.882 MHz, the value is as follows. The number to three decimal places of 28.882 is rounded and the value is thus 28.88. The formula that 28.88 x 100 = 2888 is converted to the binary digit and B'0000, B'1011, B'0100, B'1000 (H'0B48) is set to B'R4. (2.2) Flash user branch address setting parameter (FUBRA: general register R5 of CPU) This parameter sets the user branch destination address. The user program which has been set can be executed in specified processing units when programming and erasing. Bit: 31 UA31 30 UA30 29 UA29 28 UA28 27 UA27 26 UA26 25 UA25 24 UA24 23 UA23 22 UA22 21 UA21 20 UA20 19 UA19 18 UA18 17 UA17 16 UA16 Initial value: R/W: R/W Bit: 15 UA15 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 14 UA14 13 UA13 12 UA12 11 UA11 10 UA10 9 UA9 8 UA8 7 UA7 6 UA6 5 UA5 4 UA4 3 UA3 2 UA2 1 UA1 0 UA0 Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Rev. 2.00 Sep. 10, 2008 Page 905 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit Bit Name Initial Value R/W Description www..com 31 to 0 UA31 to UA0 Undefined R/W User Branch Destination Address When the user branch is not required, address 0 (H'00000000) must be set. The user branch destination must be an area other than the flash memory, an area other than the RAM area in which on-chip program has been transferred, or the external bus space. Note that the CPU must not branch to an area without the execution code and get out of control. The on-chip program download area and stack area must not be overwritten. If CPU runaway occurs or the download area or stack area is overwritten, the value of flash memory cannot be guaranteed. The download of the on-chip program, initialization, initiation of the programming/erasing program must not be executed in the processing of the user branch destination. Programming or erasing cannot be guaranteed when returning from the user branch destination. The program data which has already been prepared must not be programmed. Store general registers R8 to R15. General registers R0 to R7 are available without storing them. Moreover, the programming/erasing interface registers must not be written to or RAM emulation mode must not be entered in the processing of the user branch destination. After the processing of the user branch has ended, the programming/erasing program must be returned to by using the RTS instruction. For the execution intervals of the user branch processing, see note 2 (User branch processing intervals) in section 22.8.3, Other Notes. Rev. 2.00 Sep. 10, 2008 Page 906 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2.3) Flash pass/fail result parameter (FPFR: general register R0 of CPU) This parameter indicates the return value of the initialization result. www..com Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 - 20 - 19 - 18 - 17 - 16 - Initial value: R/W: R/W Bit: 15 - R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 - 4 - 3 - 2 BR 1 FQ 0 SF Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Bit Bit Name Initial Value R/W Description Unused Return 0. User Branch Error Detect Returns the check result whether the specified user branch destination address is in the area other than the storage area of the programming/erasing program which has been downloaded. 0: User branch address setting is normal 1: User branch address setting is abnormal 31 to 3 2 BR Undefined R/W Undefined R/W 1 FQ Undefined R/W Frequency Error Detect Returns the check result whether the specified operating frequency of the CPU is in the range of the supported operating frequency. 0: Setting of operating frequency is normal 1: Setting of operating frequency is abnormal 0 SF Undefined R/W Success/Fail Indicates whether initialization is completed normally. 0: Initialization has ended normally (no error) 1: Initialization has ended abnormally (error occurs) Rev. 2.00 Sep. 10, 2008 Page 907 of 1130 REJ09B0402-0200 Section 22 Flash Memory (3) Programming Execution When flash memory is programmed, the programming destination address and programming www..com data on the user MAT must be passed to the programming program in which the program data is downloaded. 1. The start address of the programming destination on the user MAT is set in general register R5 of the CPU. This parameter is called FMPAR (flash multipurpose address area parameter). Since the program data is always in 128-byte units, the lower eight bits (MOA7 to MOA0) must be H'00 or H'80 as the boundary of the programming start address on the user MAT. 2. The program data for the user MAT must be prepared in the consecutive area. The program data must be in the consecutive space, which can be accessed by using the MOV.B instruction of the CPU, and is not the flash memory space. When data to be programmed does not satisfy 128 bytes, the 128-byte program data must be prepared by embedding the dummy code (H'FF). The start address of the area in which the prepared program data is stored must be set in general register R4. This parameter is called FMPDR (flash multipurpose data destination area parameter). For details on the programming procedure, see section 22.5.2, User Program Mode. (3.1) Flash multipurpose address area parameter (FMPAR: general register R5 of CPU) This parameter indicates the start address of the programming destination on the user MAT. When an address in an area other than the flash memory space is set, an error occurs. The start address of the programming destination must be at the 128-byte boundary. If this boundary condition is not satisfied, an error occurs. The error occurrence is indicated by the WA bit (bit 1) in FPFR. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 MOA31 MOA30 MOA29 MOA28 MOA27 MOA26 MOA25 MOA24 MOA23 MOA22 MOA21 MOA20 MOA19 MOA18 MOA17 MOA16 Initial value: R/W: R/W Bit: 15 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 14 13 12 11 10 9 8 MOA8 7 MOA7 6 MOA6 5 MOA5 4 MOA4 3 MOA3 2 MOA2 1 MOA1 0 MOA0 MOA15 MOA14 MOA13 MOA12 MOA11 MOA10 MOA9 Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Rev. 2.00 Sep. 10, 2008 Page 908 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit Bit Name Initial Value R/W Description MOA31 to MOA0 www..com 31 to 0 MOA31 to MOA0 Undefined R/W Store the start address of the programming destination on the user MAT. The consecutive 128-byte programming is executed starting from the specified start address of the user MAT. The MOA6 to MOA0 bits are always 0 because the start address of the programming destination is at the 128-byte boundary. (3.2) Flash multipurpose data destination area parameter (FMPDR: general register R4 of CPU) This parameter indicates the start address in the area, which stores the data to be programmed in the user MAT. When the storage destination of the program data is in flash memory, an error occurs. The error occurrence is indicated by the WD bit (bit 2) in FPFR. Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 MOD31 MOD30 MOD29 MOD28 MOD27 MOD26 MOD25 MOD24 MOD23 MOD22 MOD21 MOD20 MOD19 MOD18 MOD17 MOD16 Initial value: R/W: R/W Bit: 15 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MOD15 MOD14 MOD13 MOD12 MOD11 MOD10 MOD9 MOD8 MOD7 MOD6 MOD5 MOD4 MOD3 MOD2 MOD1 MOD0 Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Bit Bit Name Initial Value R/W Description MOD31 to MOD0 Store the start address of the area which stores the program data for the user MAT. The consecutive 128byte data is programmed to the user MAT starting from the specified start address. 31 to 0 MOD31 to Undefined R/W MOD0 Rev. 2.00 Sep. 10, 2008 Page 909 of 1130 REJ09B0402-0200 Section 22 Flash Memory (3.3) Flash pass/fail result parameter (FPFR: general register R0 of CPU) This parameter indicates the return value of the program processing result. www..com Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 - 20 - 19 - 18 - 17 - 16 - Initial value: R/W: R/W Bit: 15 - R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 MD 5 EE 4 FK 3 - 2 WD 1 WA 0 SF Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Bit Bit Name Initial Value R/W Description Unused Return 0. Programming Mode Related Setting Error Detect Returns the check result of whether the signal input to the FWE pin is high and whether the error protection state is not entered. When a low-level signal is input to the FWE pin or the error protection state is entered, 1 is written to this bit. The input level to the FWE pin and the error protection state can be confirmed with the FWE bit (bit 7) and the FLER bit (bit 4) in FCCS, respectively. For conditions to enter the error protection state, see section 22.6.3, Error Protection. 0: FWE and FLER settings are normal (FWE = 1, FLER = 0) 1: FWE = 0 or FLER = 1, and programming cannot be performed 31 to 7 6 MD Undefined R/W Undefined R/W Rev. 2.00 Sep. 10, 2008 Page 910 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit 5 Bit Name EE Initial Value R/W Description www..com Undefined R/W Programming Execution Error Detect 1 is returned to this bit when the specified data could not be written because the user MAT was not erased or when flash-memory related register settings are partially changed on returning from the user branch processing. If this bit is set to 1, there is a high possibility that the user MAT is partially rewritten. In this case, after removing the error factor, erase the user MAT. If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when programming is performed. In this case, both the user MAT and user boot MAT are not rewritten. Programming of the user boot MAT must be executed in boot mode or programmer mode. 0: Programming has ended normally 1: Programming has ended abnormally (programming result is not guaranteed) 4 FK Undefined R/W Flash Key Register Error Detect Returns the check result of the value of FKEY before the start of the programming processing. 0: FKEY setting is normal (FKEY = H'5A) 1: FKEY setting is error (FKEY = value other than H'5A) 3 2 WD Undefined R/W Undefined R/W Unused Return 0. Write Data Address Error Detect When an address in the flash memory area is specified as the start address of the storage destination of the program data, an error occurs. 0: Setting of write data address is normal 1: Setting of write data address is abnormal Rev. 2.00 Sep. 10, 2008 Page 911 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit 1 Bit Name WA Initial Value R/W Description www..com Undefined R/W Write Address Error Detect When the following items are specified as the start address of the programming destination, an error occurs. * * The programming destination address is an area other than flash memory The specified address is not at the 128-byte boundary (A6 to A0 are not 0) 0: Setting of programming destination address is normal 1: Setting of programming destination address is abnormal 0 SF Undefined R/W Success/Fail Indicates whether the program processing has ended normally or not. 0: Programming has ended normally (no error) 1: Programming has ended abnormally (error occurs) Rev. 2.00 Sep. 10, 2008 Page 912 of 1130 REJ09B0402-0200 Section 22 Flash Memory (4) Erasure Execution When flash memory is erased, the erase-block number on the user MAT must be passed to the www..com erasing program, which is downloaded. This is set to the FEBS parameter (general register R4). One block is specified from the block number 0 to 15. For details on the erasing procedure, see section 22.5.2, User Program Mode. (4.1) Flash erase block select parameter (FEBS: general register R4 of CPU) This parameter specifies the erase-block number. Several block numbers cannot be specified. Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 - 20 - 19 - 18 - 17 - 16 - Initial value: R/W: R/W Bit: 15 - R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 6 5 4 3 2 1 0 EBS[7:0] Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Bit Bit Name Initial Value R/W Description Unused Return 0. Set the erase-block number in the range from 0 to 11. 0 corresponds to the EB0 block and 11 corresponds to the EB11 block. An error occurs when a number other than 0 to 11 (H'00 to H'0B) is set. 31 to 8 7 to 0 EBS[7:0] Undefined R/W Undefined R/W Rev. 2.00 Sep. 10, 2008 Page 913 of 1130 REJ09B0402-0200 Section 22 Flash Memory (4.2) Flash pass/fail result parameter (FPFR: general register R0 of CPU) This parameter returns the value of the erasing processing result. www..com Bit: 31 - 30 - 29 - 28 - 27 - 26 - 25 - 24 - 23 - 22 - 21 - 20 - 19 - 18 - 17 - 16 - Initial value: R/W: R/W Bit: 15 - R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 MD 5 EE 4 FK 3 EB 2 - 1 - 0 SF Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Bit Bit Name Initial Value R/W Description Unused Return 0. Erasure Mode Related Setting Error Detect Returns the check result of whether the signal input to the FWE pin is high and whether the error protection state is not entered. When a low-level signal is input to the FWE pin or the error protection state is entered, 1 is written to this bit. The input level to the FWE pin and the error protection state can be confirmed with the FWE bit (bit 7) and the FLER bit (bit 4) in FCCS, respectively. For conditions to enter the error protection state, see section 22.6.3, Error Protection. 0: FWE and FLER settings are normal (FWE = 1, FLER = 0) 1: FWE = 0 or FLER = 1, and erasure cannot be performed 31 to 7 6 MD Undefined R/W Undefined R/W Rev. 2.00 Sep. 10, 2008 Page 914 of 1130 REJ09B0402-0200 Section 22 Flash Memory Bit 5 Bit Name EE Initial Value R/W Description www..com Undefined R/W Erasure Execution Error Detect 1 is returned to this bit when the user MAT could not be erased or when flash-memory related register settings are partially changed on returning from the user branch processing. If this bit is set to 1, there is a high possibility that the user MAT is partially erased. In this case, after removing the error factor, erase the user MAT. If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when erasure is performed. In this case, both the user MAT and user boot MAT are not erased. Erasure of the user boot MAT must be executed in boot mode or programmer mode. 0: Erasure has ended normally 1: Erasure has ended abnormally (erasure result is not guaranteed) 4 FK Undefined R/W Flash Key Register Error Detect Returns the check result of FKEY value before start of the erasing processing. 0: FKEY setting is normal (FKEY = H'5A) 1: FKEY setting is error (FKEY = value other than H'5A) 3 EB Undefined R/W Erase Block Select Error Detect Returns the check result whether the specified eraseblock number is in the block range of the user MAT. 0: Setting of erase-block number is normal 1: Setting of erase-block number is abnormal 2, 1 0 SF Undefined R/W Undefined R/W Unused Return 0. Success/Fail Indicates whether the erasing processing has ended normally or not. 0: Erasure has ended normally (no error) 1: Erasure has ended abnormally (error occurs) Rev. 2.00 Sep. 10, 2008 Page 915 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.4.4 RAM Emulation Register (RAMER) www..com When the realtime programming of the user MAT is emulated, RAMER sets the area of the user MAT which is overlapped with a part of the on-chip RAM. The RAM emulation must be executed in user mode or in user program mode. For the division method of the user-MAT area, see table 22.7. In order to operate the emulation function certainly, the target MAT of the RAM emulation must not be accessed immediately after RAMER is programmed. If it is accessed, the normal access is not guaranteed. Bit: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8 - 7 - 6 - 5 - 4 - 3 RAMS 2 1 RAM[2:0] 0 Initial value: 0 R/W: R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R/W 0 R/W 0 R/W 0 R/W Bit Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 15 to 4 3 RAMS 0 R/W RAM Select Sets whether the user MAT is emulated or not. When RAMS = 1, all blocks of the user MAT are in the programming/erasing protection state. 0: Emulation is not selected Programming/erasing protection of all user-MAT blocks is invalid 1: Emulation is selected Programming/erasing protection of all user-MAT blocks is valid 2 to 0 RAM[2:0] 000 R/W User MAT Area Select These bits are used with bit 3 to select the user-MAT area to be overlapped with the on-chip RAM. (See table 22.7.) Rev. 2.00 Sep. 10, 2008 Page 916 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.7 Overlapping of RAM Area and User MAT Area RAM Area H'FFFFA000 to H'FFFFAFFF H'00000000 to H'00000FFF H'00001000 to H'00001FFF H'00002000 to H'00002FFF H'00003000 to H'00003FFF H'00004000 to H'00004FFF H'00005000 to H'00005FFF H'00006000 to H'00006FFF H'00007000 to H'00007FFF Note: x: Don't care. Block Name RAMS www..com RAM2 RAM1 RAM0 RAM area (4 Kbytes) 0 EB0 (4 Kbytes) EB1 (4 Kbytes) EB2 (4 Kbytes) EB3 (4 Kbytes) EB4 (4 Kbytes) EB5 (4 Kbytes) EB6 (4 Kbytes) EB7 (4 Kbytes) 1 1 1 1 1 1 1 1 x 0 0 0 0 1 1 1 1 x 0 0 1 1 0 0 1 1 x 0 1 0 1 0 1 0 1 Rev. 2.00 Sep. 10, 2008 Page 917 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.5 On-Board Programming Mode www..com When the pin is set in on-board programming mode and the reset start is executed, the on-board programming state that can program/erase the on-chip flash memory is entered. On-board programming mode has three operating modes: user program mode, user boot mode, and boot mode. For details on the pin setting for entering each mode, see table 22.1. For details on the state transition of each mode for flash memory, see figure 22.2. 22.5.1 Boot Mode Boot mode executes programming/erasing user MAT and user boot MAT by means of the control command and program data transmitted from the host using the on-chip SCI. The tool for transmitting the control command and program data must be prepared in the host. The SCI communication mode is set to asynchronous mode. When reset start is executed after this LSI's pin is set in boot mode, the boot program in the microcomputer is initiated. After the SCI bit rate is automatically adjusted, the communication with the host is executed by means of the control command method. The system configuration diagram in boot mode is shown in figure 22.6. For details on the pin setting in boot mode, see table 22.1. Interrupts are ignored in boot mode so do not generate them. This LSI Control command, analysis execution software (on-chip) Flash memory Host Boot programming tool and program data Control command, program data Reply response RXD1 On-chip SCI1 TXD1 On-chip RAM Figure 22.6 System Configuration in Boot Mode Rev. 2.00 Sep. 10, 2008 Page 918 of 1130 REJ09B0402-0200 Section 22 Flash Memory (1) SCI Interface Setting by Host When boot mode is initiated, this LSI measures the low period of asynchronous SCIwww..com communication data (H'00), which is transmitted consecutively by the host. The SCI transmit/receive format is set to 8-bit data, 1 stop bit, and no parity. This LSI calculates the bit rate of transmission by the host by means of the measured low period and transmits the bit adjustment end sign (1 byte of H'00) to the host. The host must confirm that this bit adjustment end sign (H'00) has been received normally and transmits 1 byte of H'55 to this LSI. When reception is not executed normally, boot mode is initiated again (reset) and the operation described above must be executed. The bit rate between the host and this LSI is not matched because of the bit rate of transmission by the host and system clock frequency of this LSI. To operate the SCI normally, the transfer bit rate of the host must be set to 9,600 bps or 19,200 bps. The system clock frequency which can automatically adjust the transfer bit rate of the host and the bit rate of this LSI is shown in table 22.8. Boot mode must be initiated in the range of this system clock. Note that the internal clock division ratio of x1/3 is not supported in boot mode. Start bit D0 D1 D2 D3 D4 D5 D6 D7 Stop bit Measure low period (9 bits) (data is H'00) High period of at least 1 bit Figure 22.7 Automatic Adjustment Operation of SCI Bit Rate Table 22.8 Peripheral Clock (P) Frequency that Can Automatically Adjust Bit Rate of This LSI Host Bit Rate 9,600 bps 19,200 bps Peripheral Clock (P) Frequency Which Can Automatically Adjust LSI's Bit Rate 10 to 40 MHz 10 to 40 MHz Note: The internal clock division ratio of x1/3 is not supported in boot mode. Rev. 2.00 Sep. 10, 2008 Page 919 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2) State Transition Diagram Figure 22.8 gives an overview of the state transitions after the chip has been started up in boot www..com mode. For details on boot mode, see section 22.9.1, Specifications of the Standard Serial Communications Interface in Boot Mode. 1. Bit-rate matching After the chip has been started up in boot mode, bit-rate matching between the SCI and the host proceeds. 2. Waiting for inquiry and selection commands The chip sends the requested information to the host in response to inquiries regarding the size and configuration of the user MAT, start addresses of the MATs, information on supported devices, etc. 3. Automatic erasure of the entire user MAT and user boot MAT After all necessary inquiries and selections have been made and the command for transition to the programming/erasure state is sent by the host, the entire user MAT and user boot MAT are automatically erased. 4. Waiting for programming/erasure command On receiving the programming selection command, the chip waits for data to be programmed. To program data, the host transmits the programming command code followed by the address where programming should start and the data to be programmed. This is repeated as required while the chip is in the programming-selected state. To terminate programming, H'FFFFFFFF should be transmitted as the first address of the area for programming. This makes the chip return to the programming/erasure command waiting state from the programming data waiting state. On receiving the erasure select command, the chip waits for the block number of a block to be erased. To erase a block, the host transmits the erasure command code followed by the number of the block to be erased. This is repeated as required while the chip is in the erasure-selected state. To terminate erasure, H'FF should be transmitted as the block number. This makes the chip return to the programming/erasure command waiting state from the erasure block number waiting state. Erasure should only be executed when a specific block is to be reprogrammed without executing a reset-start of the chip after the flash memory has been programmed in boot mode. If all desired programming is done in a single operation, such erasure processing is not necessary because all blocks are erased before the chip enters the programming/erasure/other command waiting state. In addition to the programming and erasure commands, commands for sum checking and blank checking (checking for erasure) of the user MAT and user boot MAT, reading data from the user MAT/user boot MAT, and acquiring current state information are provided. Note that the command for reading from the user MAT/user boot MAT can only read data that has been programmed after automatic erasure of the entire user MAT and user boot MAT. Rev. 2.00 Sep. 10, 2008 Page 920 of 1130 REJ09B0402-0200 Section 22 Flash Memory Start in boot mode (reset in boot mode) (Bit rate matching) Reception of H'00, ..., H'00 5 f H'5 tion o Bit rate matching 1. www..com p Rece Reception of inquiry/selection command 2. Wait for inquiry/selection command Response to inquiry/selection command Execute processing in response to inquiry/ selection command 3. Erasure of entire user MAT and user boot MAT Reception of read/check command Response to command 4. Wait for programming/erasure command Execute processing in response to read/ check command Erasure block specification Erasure complete Programming complete Reception of programming select command Reception of erasure select command Wait for erasure block number Transmission of programming data by the host Wait for programming data Figure 22.8 State Transitions in Boot Mode Rev. 2.00 Sep. 10, 2008 Page 921 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.5.2 User Program Mode www..com The user MAT can be programmed/erased in user program mode. (The user boot MAT cannot be programmed/erased.) Programming/erasing is executed by downloading the program in the microcomputer. The overview flow is shown in figure 22.9. High voltage is applied to internal flash memory during the programming/erasing processing. Therefore, transition to reset must not be executed. Doing so may cause damage or destroy flash memory. If reset is executed accidentally, the reset signal must be released after the reset input period, which is longer than the normal 100 s. For details on the programming procedure, see the description in section 22.5.2 (2), Programming Procedure in User Program Mode. For details on the erasing procedure, see the description in section 22.5.2 (3), Erasing Procedure in User Program Mode. Programming/erasing start When programming, program data is prepared 1. RAM emulation mode must be canceled in advance. Download cannot be executed in emulation mode. 2. When the program data is made by means of emulation, the download destination must be changed by FTDAR. 3. Inputting high level to the FWE pin sets the FWE bit to 1. 4. Programming/erasing is executed only in the on-chip RAM. However, if the program data is in a consecutive area and can be accessed by the MOV.B instruction of the CPU like SRAM/ROM, the program data can be in an external space. 5. After programming/erasing is finished, low level must be input to the FWE pin for protection. FWE=1 ? Yes No Programming/erasing procedure program is transferred to the on-chip RAM and executed Programming/erasing end Figure 22.9 Programming/Erasing Overview Flow Rev. 2.00 Sep. 10, 2008 Page 922 of 1130 REJ09B0402-0200 Section 22 Flash Memory (1) On-Chip RAM Address Map when Programming/Erasing is Executed Parts of the procedure program that are made by the user, like download request, www..com programming/erasing procedure, and decision of the result, must be executed in the on-chip RAM. All of the on-chip program that is to be downloaded is in on-chip RAM. Note that onchip RAM must be controlled so that these parts do not overlap. Figure 22.10 shows the program area to be downloaded. Address RAMTOP (H'FFFF8000) Area that can be used by user Area to be downloaded (Size: 3 Kbytes) Unusable area in programming/erasing processing period DPFR FTDAR setting (Return value: 1 byte) System use area (15 bytes) FTDAR setting+16 Programming/ erasing entry Initialization process entry Initialization + programming program or Initialization + erasing program Area that can be used by user FTDAR setting+32 FTDAR setting+3072 RAM emulation area Area that can be used by user H'FFFFA000 H'FFFFAFFF RAMEND (H'FFFFBFFF) Figure 22.10 RAM Map after Download Rev. 2.00 Sep. 10, 2008 Page 923 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2) Programming Procedure in User Program Mode The procedures for download, initialization, and programming are shown in figure 22.11. www..com Start programming procedure program 1 Select on-chip program to be downloaded and set download destination by FTDAR Set FKEY to H'A5 After clearing VBR, set SCO to 1 and execute download Clear FKEY to 0 (2.1) Programming Set FKEY to H'5A (2.9) (2.10) (2.11) (2.12) No Clear FKEY and programming error processing (2.2) (2.3) (2.4) (2.5) No Set parameter to R4 and R5 (FMPAR and FMPDR) Programming JSR FTDAR setting+16 Download FPFR=0? Yes No Required data programming is completed? DPFR=0? Yes Download error processing (2.13) (2.14) Set the FPEFEQ and FUBRA parameters (2.6) (2.7) (2.8) No Yes Clear FKEY to 0 Initialization Initialization JSR FTDAR setting+32 End programming procedure program FPFR=0? Yes Initialization error processing 1 Figure 22.11 Programming Procedure The details of the programming procedure are described below. The procedure program must be executed in an area other than the flash memory to be programmed. Especially the part where the SCO bit in FCCS is set to 1 for downloading must be executed in the on-chip RAM. Specify 1/4 (initial value) as the frequency division ratios of an internal clock (I), a bus clock (B), and a peripheral clock (P) through the frequency control register (FRQCR). After the programming/erasing program has been downloaded and the SCO bit is cleared to 0, the setting of the frequency control register (FRQCR) can be changed to the desired value. The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Procedural Program and Data for Programming. Rev. 2.00 Sep. 10, 2008 Page 924 of 1130 REJ09B0402-0200 Section 22 Flash Memory The following description assumes the area to be programmed on the user MAT is erased and program data is prepared in the consecutive area. When erasing has not been executed, carry www..com out erasing before writing. 128-byte programming is performed in one program processing. When more than 128-byte programming is performed, programming destination address/program data parameter is updated in 128-byte units and programming is repeated. When less than 128-byte programming is performed, data must total 128 bytes by adding the invalid data. If the invalid data to be added is H'FF, the program processing period can be shortened. (2.1) Select the on-chip program to be downloaded When the PPVS bit of FPCS is set to 1, the programming program is selected. Several programming/erasing programs cannot be selected at one time. If several programs are set, download is not performed and a download error is returned to the source select error detect (SS) bit in the DPFR parameter. Specify the start address of the download destination by FTDAR. (2.2) Write H'A5 in FKEY If H'A5 is not written to FKEY for protection, 1 cannot be written to the SCO bit for a download request. (2.3) VBR is set to 0 and 1 is written to the SCO bit of FCCS, and then download is executed. VBR must always be set to H'84000000 before setting the SCO bit to 1. To write 1 to the SCO bit, the following conditions must be satisfied. * RAM emulation mode is canceled. * H'A5 is written to FKEY. * The SCO bit writing is executed in the on-chip RAM. When the SCO bit is set to 1, download is started automatically. When execution returns to the user procedure program, the SCO bit is cleared to 0. Therefore, the SCO bit cannot be confirmed to be 1 in the user procedure program. The download result can be confirmed only by the return value of the DPFR parameter. Before the SCO bit is set to 1, incorrect decision must be prevented by setting the DPFR parameter, that is one byte of the start address of the on-chip RAM area specified by FTDAR, to a value other than the return value (H'FF). When download is executed, particular interrupt processing, which is accompanied by the bank switch as described below, is performed as an internal microcomputer processing, so VBR need to be set to H'84000000. Four NOP instructions are executed immediately after the instructions that set the SCO bit to 1. * The user MAT space is switched to the on-chip program storage area. Rev. 2.00 Sep. 10, 2008 Page 925 of 1130 REJ09B0402-0200 Section 22 Flash Memory * After the selection condition of the download program and the address set in FTDAR are checked, the transfer processing is executed starting towww..com the on-chip RAM address specified by FTDAR. * The SCO bits in FCCS, FPCS, and FECS are cleared to 0. * The return value is set to the DPFR parameter. * After the on-chip program storage area is returned to the user MAT space, execution returns to the user procedure program. After download is completed and the user procedure program is running, the VBR setting can be changed. The notes on download are as follows. In the download processing, the values of the general registers of the CPU are retained. During the download processing, interrupts must not be generated. For details on the relationship between download and interrupts, see section 22.8.2, Interrupts during Programming/Erasing. Since a stack area of maximum 128 bytes is used, an area of at least 128 bytes must be saved before setting the SCO bit to 1. If flash memory is accessed by the DTC during downloading, operation cannot be guaranteed. Therefore, access by the DTC must not be executed. (2.4) FKEY is cleared to H'00 for protection. (2.5) The value of the DPFR parameter must be checked to confirm the download result. A recommended procedure for confirming the download result is shown below. * Check the value of the DPFR parameter (one byte of start address of the download destination specified by FTDAR). If the value is H'00, download has been performed normally. If the value is not H'00, the source that caused download to fail can be investigated by the description below. * If the value of the DPFR parameter is the same as before downloading (e.g. H'FF), the address setting of the download destination in FTDAR may be abnormal. In this case, confirm the setting of the TDER bit (bit 7) in FTDAR. * If the value of the DPFR parameter is different from before downloading, check the SS bit (bit 2) and the FK bit (bit 1) in the DPFR parameter to ensure that the download program selection and FKEY register setting were normal, respectively. (2.6) The operating frequency is set to the FPEFEQ parameter and the user branch destination is set to the FUBRA parameter for initialization. Rev. 2.00 Sep. 10, 2008 Page 926 of 1130 REJ09B0402-0200 Section 22 Flash Memory * The current frequency of the CPU clock is set to the FPEFEQ parameter (general register R4). For the settable range of the FPEFEQ parameter, see section 26.3.1, Clock www..com Timing. When the frequency is set out of this range, an error is returned to the FPFR parameter of the initialization program and initialization is not performed. For details on the frequency setting, see the description in section 22.4.3 (2.1), Flash programming/erasing frequency parameter (FPEFEQ: general register R4 of CPU). * The start address in the user branch destination is set to the (FUBRA: CPU general register R5) parameter. When the user branch processing is not required, 0 must be set to FUBRA. When the user branch is executed, the branch destination is executed in flash memory other than the one that is to be programmed. The area of the on-chip program that is downloaded cannot be set. The program processing must be returned from the user branch processing by the RTS instruction. See the description in section 22.4.3 (2.2), Flash user branch address setting parameter (FUBRA: general register R5 of CPU). (2.7) Initialization When a programming program is downloaded, the initialization program is also downloaded to on-chip RAM. There is an entry point of the initialization program in the area from (download start address set by FTDAR) + 32 bytes. The subroutine is called and initialization is executed by using the following steps. MOV.L JSR NOP #DLTOP+32,R1 @R1 ; Set entry address to R1 ; Call initialization routine * The general registers other than R0 are saved in the initialization program. * R0 is a return value of the FPFR parameter. * Since the stack area is used in the initialization program, a stack area of maximum 128 bytes must be reserved in RAM. * Interrupts can be accepted during the execution of the initialization program. However, the program storage area and stack area in on-chip RAM and register values must not be destroyed. (2.8) The return value of the initialization program, FPFR (general register R0) is checked. (2.9) FKEY must be set to H'5A and the user MAT must be prepared for programming. (2.10) The parameter which is required for programming is set. Rev. 2.00 Sep. 10, 2008 Page 927 of 1130 REJ09B0402-0200 Section 22 Flash Memory The start address of the programming destination of the user MAT (FMPAR) is set to general register R5. The start address of the program data storage area (FMPDR) is set to general www..com register R4. * FMPAR setting FMPAR specifies the programming destination start address. When an address other than one in the user MAT area is specified, even if the programming program is executed, programming is not executed and an error is returned to the return value parameter FPFR. Since the unit is 128 bytes, the lower eight bits (MOA7 to MOA0) must be in the 128-byte boundary of H'00 or H'80. * FMPDR setting If the storage destination of the program data is flash memory, even when the program execution routine is executed, programming is not executed and an error is returned to the FPFR parameter. In this case, the program data must be transferred to on-chip RAM and then programming must be executed. (2.11) Programming There is an entry point of the programming program in the area from (download start address set by FTDAR) + 16 bytes of on-chip RAM. The subroutine is called and programming is executed by using the following steps. MOV.L JSR NOP #DLTOP+16,R1 @R1 ; Set entry address to R1 ; Call programming routine The general registers other than R0 are saved in the programming program. R0 is a return value of the FPFR parameter. Since the stack area is used in the programming program, a stack area of maximum 128 bytes must be reserved in RAM. (2.12) The return value in the programming program, FPFR (general register R0) is checked. (2.13) Determine whether programming of the necessary data has finished. If more than 128 bytes of data are to be programmed, specify FMPAR and FMPDR in 128byte units, and repeat steps (2.10) to (2.13). Increment the programming destination address by 128 bytes and update the programming data pointer correctly. If an address which has already been programmed is written to again, not only will a programming error occur, but also flash memory will be damaged. (2.14) After programming finishes, clear FKEY and specify software protection. If this LSI is restarted by a power-on reset immediately after user MAT programming has finished, secure a reset period (period of RES = 0) that is at least as long as the normal 100 s. Rev. 2.00 Sep. 10, 2008 Page 928 of 1130 REJ09B0402-0200 Section 22 Flash Memory (3) Erasing Procedure in User Program Mode The procedures for download, initialization, and erasing are shown in figure 22.12. www..com Start erasing procedure program Select on-chip program to be downloaded and set download destination by FTDAR Set FKEY to H'A5 After clearing VBR, set SCO to 1 and execute download Clear FKEY to 0 1 (3.1) Set FKEY to H'5A Set FEBS parameter Erasing JSR FTDAR setting+16 (3.2) (3.3) (3.4) No Download Erasing FPFR=0 ? Yes DPFR = 0? Clear FKEY and erasing error processing No Download error processing No Yes Required block erasing is completed? (3.5) (3.6) Set the FPEFEQ and FUBRA parameters Yes Clear FKEY to 0 Initialization Initialization JSR FTDAR setting+32 End erasing procedure program FPFR=0 ? No Yes Initialization error processing 1 Figure 22.12 Erasing Procedure The details of the erasing procedure are described below. The procedure program must be executed in an area other than the user MAT to be erased. Especially the part where the SCO bit in FCCS is set to 1 for downloading must be executed in on-chip RAM. Specify 1/4 (initial value) as the frequency division ratios of an internal clock (If), a bus clock (Bf), and a peripheral clock (Pf) through the frequency control register (FRQCR). After the programming/erasing program has been downloaded and the SCO bit is cleared to 0, the setting of the frequency control register (FRQCR) can be changed to the desired value. The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Procedural Program and Data for Programming. Rev. 2.00 Sep. 10, 2008 Page 929 of 1130 REJ09B0402-0200 Section 22 Flash Memory For the downloaded on-chip program area, see the RAM map for programming/erasing in figure 22.10. www..com A single divided block is erased by one erasing processing. For block divisions, see figure 22.4. To erase two or more blocks, update the erase block number and perform the erasing processing for each block. (3.1) Select the on-chip program to be downloaded Set the EPVB bit in FECS to 1. Several programming/erasing programs cannot be selected at one time. If several programs are set, download is not performed and a download error is returned to the source select error detect (SS) bit in the DPFR parameter. Specify the start address of the download destination by FTDAR. The procedures to be carried out after setting FKEY, e.g. download and initialization, are the same as those in the programming procedure. For details, see the description in section 22.5.2 (2), Programming Procedure in User Program Mode. (3.2) Set the FEBS parameter necessary for erasure Set the erase block number of the user MAT in the flash erase block select parameter (FEBS: general register R4). If a value other than an erase block number of the user MAT is set, no block is erased even though the erasing program is executed, and an error is returned to the return value parameter FPFR. (3.3) Erasure Similar to as in programming, there is an entry point of the erasing program in the area from (download start address set by FTDAR) + 16 bytes of on-chip RAM. The subroutine is called and erasing is executed by using the following steps. MOV.L JSR NOP #DLTOP+16,R1 @R1 ; Set entry address to R1 ; Call erasing routine The general registers other than R0 are saved in the erasing program. R0 is a return value of the FPFR parameter. Since the stack area is used in the erasing program, a stack area of maximum 128 bytes must be reserved in RAM. (3.4) The return value in the erasing program, FPFR (general register R0) is checked. (3.5) Determine whether erasure of the necessary blocks has finished. If more than one block is to be erased, update the FEBS parameter and repeat steps (3.2) to (3.5). Blocks that have already been erased can be erased again. Rev. 2.00 Sep. 10, 2008 Page 930 of 1130 REJ09B0402-0200 Section 22 Flash Memory (3.6) After erasure finishes, clear FKEY and specify software protection. If this LSI is restarted by a power-on reset immediately after user MAT erasing has finished, www..com secure a reset period (period of RES = 0) that is at least as long as the normal 100 s. (4) Erasing and Programming Procedure in User Program Mode By changing the on-chip RAM address of the download destination in FTDAR, the erasing program and programming program can be downloaded to separate on-chip RAM areas. Figure 22.13 shows an example of repetitively executing RAM emulation, erasing, and programming. 1 Start procedure program Enter RAM emulation mode and tune data in on-chip RAM Emulation/Erasing/Programming Erasing program download Set FTDAR to H'00 (Specify H'FFFF9000 as download destination) Cancel RAM emulation mode Download erasing program Initialize erasing program Erase relevant block (execute erasing program) Programming program download Set FTDAR to H'04 (Specify H'FFFFB000 as download destination) Set FMPDR to H'FFFFA000 to program relevant block (execute programming program) Download programming program Initialize programming program Confirm operation End? Yes No 1 End procedure program Figure 22.13 Sample Procedure of Repeating RAM Emulation, Erasing, and Programming (Overview) In the above example, the erasing program and programming program are downloaded to areas excluding addresses (H'FFFFA000 to H'FFFFAFFF) to execute RAM emulation. Download and initialization are performed only once at the beginning. In this kind of operation, note the following: * Be careful not to destroy on-chip RAM with overlapped settings. Rev. 2.00 Sep. 10, 2008 Page 931 of 1130 REJ09B0402-0200 Section 22 Flash Memory In addition to the RAM emulation area, erasing program area, and programming program area, areas for the user procedure programs, work area, and stack area are reserved in on-chip RAM. www..com Do not make settings that will overwrite data in these areas. * Be sure to initialize both the erasing program and programming program. Initialization by setting the FPEFEQ and FUBRA parameters must be performed for both the erasing program and the programming program. Initialization must be executed for both entry addresses: (download start address for erasing program) + 32 bytes (H'FFFF9020 in this example) and (download start address for programming program) + 32 bytes (H'FFFFB020 in this example). 22.5.3 User Boot Mode This LSI has user boot mode which is initiated with different mode pin settings than those in user program mode or boot mode. User boot mode is a user-arbitrary boot mode, unlike boot mode that uses the on-chip SCI. Only the user MAT can be programmed/erased in user boot mode. Programming/erasing of the user boot MAT is only enabled in boot mode or programmer mode. (1) User Boot Mode Initiation For the mode pin settings to start up user boot mode, see table 22.1. When the reset start is executed in user boot mode, the check routine for flash-memory related registers runs. The RAM area about 1.2 Kbytes from H'FFFF9800 and 4 bytes from H'FFFFAFFC (a stack area) is used by the routine. While the check routine is running, NMI and all other interrupts cannot be accepted. This period is 100 s while operating at an internal frequency of 40 MHz. Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, H'AA is set to the flash MAT select register (FMATS) because the execution MAT is the user boot MAT. Rev. 2.00 Sep. 10, 2008 Page 932 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2) User MAT Programming in User Boot Mode For programming the user MAT in user boot mode, additional processing made by setting www..com FMATS are required: switching from user-boot-MAT selection state to user-MAT selection state, and switching back to user-boot-MAT selection state after programming completes. Figure 22.14 shows the procedure for programming the user MAT in user boot mode. Start programming procedure program Select on-chip program to be downloaded and set download destination by FTDAR 1 MAT switchover Set FKEY to H'A5 After clearing VBR, set SCO to 1 and execute download Set FMATS to value other than H'AA to select user MAT User-boot-MAT selection state Download Set FKEY to H'5A User-MAT selection state Clear FKEY to 0 Set parameter to R4 and R5 (FMPAR and FMPDR) DPFR=0 ? Yes No Programming Programming JSR FTDAR setting+16 FPFR=0 ? Download error processing Initialization Set the FPEFEQ and FUBRA parameters Initialization JSR FTDAR setting+32 FPFR=0 ? No Yes Clear FKEY and programming error processing* No Required data programming is completed? Yes No Clear FKEY to 0 Yes Initialization error processing 1 Set FMATS to H'AA to select user boot MAT End programming procedure program MAT switchover User-boot-MAT selection state Note: * The MAT must be switched by FMATS to perform the programming error processing in the user boot MAT. Figure 22.14 Procedure for Programming User MAT in User Boot Mode Rev. 2.00 Sep. 10, 2008 Page 933 of 1130 REJ09B0402-0200 Section 22 Flash Memory The difference between the programming procedures in user program mode and user boot mode is whether the MAT is switched or not as shown in figure 22.14. www..com In user boot mode, the user boot MAT can be seen in the flash memory space with the user MAT hidden in the background. The user MAT and user boot MAT are switched only while the user MAT is being programmed. Because the user boot MAT is hidden while the user MAT is being programmed, the procedure program must be located in an area other than flash memory. After programming finishes, switch the MATs again to return to the first state. MAT switchover is enabled by writing a specific value to FMATS. However note that while the MATs are being switched, the LSI is in an unstable state, e.g. access to a MAT is not allowed until MAT switching is completely finished, and if an interrupt occurs, from which MAT the interrupt vector is read from is undetermined. Perform MAT switching in accordance with the description in section 22.8.1, Switching between User MAT and User Boot MAT. Except for MAT switching, the programming procedure is the same as that in user program mode. The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Procedural Program and Data for Programming. Rev. 2.00 Sep. 10, 2008 Page 934 of 1130 REJ09B0402-0200 Section 22 Flash Memory (3) User MAT Erasing in User Boot Mode For erasing the user MAT in user boot mode, additional processing made by setting FMATS www..com are required: switching from user-boot-MAT selection state to user-MAT selection state, and switching back to user-boot-MAT selection state after erasing completes. Figure 22.15 shows the procedure for erasing the user MAT in user boot mode. Start erasing procedure program Select on-chip program to be downloaded and set download destination by FTDAR 1 MAT switchover Set FKEY to H'A5 Set FMATS to value other than H'AA to select user MAT Download User-boot-MAT selection state After clearing VBR, set SCO to 1 and execute download Set FKEY to H'5A User-MAT selection state Clear FKEY to 0 Set FEBS parameter Programming JSR FTDAR setting+16 FPFR=0 ? DPFR=0 ? Yes No Download error processing Erasing Initialization Set the FPEFEQ and FUBRA parameters Initialization JSR FTDAR setting+32 FPFR=0 ? No No Yes Clear FKEY and erasing error processing* Required block erasing is completed? Yes No Clear FKEY to 0 Yes Initialization error processing 1 Set FMATS to H'AA to select user boot MAT End erasing procedure program MAT switchover User-boot-MAT selection state Note: * The MAT must be switched by FMATS to perform the erasing error processing in the user boot MAT. Figure 22.15 Procedure for Erasing User MAT in User Boot Mode Rev. 2.00 Sep. 10, 2008 Page 935 of 1130 REJ09B0402-0200 Section 22 Flash Memory The difference between the erasing procedures in user program mode and user boot mode depends on whether the MAT is switched or not as shown in figure 22.15. www..com MAT switching is enabled by writing a specific value to FMATS. However note that while the MATs are being switched, the LSI is in an unstable state, e.g. access to a MAT is not allowed until MAT switching is completed finished, and if an interrupt occurs, from which MAT the interrupt vector is read from is undetermined. Perform MAT switching in accordance with the description in section 22.8.1, Switching between User MAT and User Boot MAT. Except for MAT switching, the erasing procedure is the same as that in user program mode. The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Procedural Program and Data for Programming. Rev. 2.00 Sep. 10, 2008 Page 936 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.6 Protection www..com There are three kinds of flash memory program/erase protection: hardware, software, and error protection. 22.6.1 Hardware Protection Programming and erasing of flash memory is forcibly disabled or suspended by hardware protection. In this state, the downloading of an on-chip program and initialization of the flash memory are possible. However, an activated program for programming or erasure cannot program or erase locations in a user MAT, and the error in programming/erasing is reported in the FPFR parameter. Table 22.9 Hardware Protection Function to be Protected Item Description Download Programming/ Erasure FWE-pin protection The input of a low-level signal on the FWE pin clears the FWE bit of FCCS and the LSI enters a programming/erasing-protected state. Reset/standby protection * A power-on reset (including a power-on reset by the WDT) and entry to standby mode initializes the programming/erasing interface registers and the LSI enters a programming/erasing-protected state. Resetting by means of the RES pin after power is initially supplied will not make the LSI enter the reset state unless the RES pin is held low until oscillation has stabilized. In the case of a reset during operation, hold the RES pin low for the RES pulse width that is specified in the section on AC characteristics. If the LSI is reset during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again. * Rev. 2.00 Sep. 10, 2008 Page 937 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.6.2 Software Protection www..com Software protection is set up in any of three ways: by disabling the downloading of on-chip programs for programming and erasing, by means of a key code, and by the RAM emulation register (RAMER). Table 22.10 Software Protection Function to be Protected Item Protection by the SCO bit Description Clearing the SCO bit in FCCS disables downloading of the programming/erasing program, thus making the LSI enter a programming/erasing-protected state. Download Programming/ Erasure Protection by FKEY Downloading and programming/erasing are disabled unless the required key code is written in FKEY. Different key codes are used for downloading and for programming/erasing. Emulation protection Setting the RAMS bit in RAMER to 1 makes the LSI enter a programming/ erasing-protected state. 22.6.3 Error Protection Error protection is a mechanism for aborting programming or erasure when an error occurs, in the form of the microcomputer getting out of control during programming/erasing of the flash memory or operations that are not in accordance with the established procedures for programming/erasing. Aborting programming or erasure in such cases prevents damage to the flash memory due to excessive programming or erasing. If the microcomputer malfunctions during programming/erasing of the flash memory, the FLER bit in FCCS is set to 1 and the LSI enters the error protection state, thus aborting programming or erasure. Rev. 2.00 Sep. 10, 2008 Page 938 of 1130 REJ09B0402-0200 Section 22 Flash Memory The FLER bit is set to 1 in the following conditions: * When the relevant bank area of flash memory is read during programming/erasing (including a vector read or an instruction fetch) * When a SLEEP instruction (including software standby mode) is executed during programming/erasing Error protection is cancelled (FLER bit is cleared) only by a power-on reset. Note that the reset signal should only be released after providing a reset input over a period longer than the normal 100 s. Since high voltages are applied during programming/erasing of the flash memory, some voltage may still remain even after the error protection state has been entered. For this reason, it is necessary to reduce the risk of damage to the flash memory by extending the reset period so that the charge is released. The state-transition diagram in figure 22.16 shows transitions to and from the error protection state. www..com Program mode Erase mode Read disabled Programming/erasing enabled FLER = 0 RES = 0 Er Reset (Hardware protection) Read enabled Programming/erasing disabled FLER = 0 Programming/erasing interface register is in its initial state. Error occurred ror (S occ u oft wa rred re sta n S RE =0 RES = 0 db y) Error protection mode (Software standby) Error protection mode Read enabled Programming/erasing disabled FLER = 1 Software standby mode Read disabled Cancel Programming/erasing disabled software standby mode FLER = 1 Programming/erasing interface register is in its initial state. Figure 22.16 Transitions to and from Error Protection State Rev. 2.00 Sep. 10, 2008 Page 939 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.7 Flash Memory Emulation in RAM www..com To provide real-time emulation in RAM of data that is to be written to the flash memory, a part of the RAM can be overlaid on an area of flash memory (user MAT) that has been specified by the RAM emulation register (RAMER). After the RAMER setting is made, the RAM is accessible in both the user MAT area and as the RAM area that has been overlaid on the user MAT area. Such emulation is possible in user mode and user program mode. Figure 22.17 shows an example of the emulation of realtime programming of the user MAT area. Start of emulation program Set RAMER Write the data for tuning to the overlapped RAM area Execute application program No Tuning OK? Yes Cancel RAMER setting Program the emulation block in the user MAT End of emulation program Figure 22.17 Emulation of Flash Memory in RAM Rev. 2.00 Sep. 10, 2008 Page 940 of 1130 REJ09B0402-0200 Section 22 Flash Memory This area is accessible as both a RAM area and as a flash memory area. H'00000 H'01000 H'02000 H'03000 H'04000 H'05000 H'06000 H'07000 H'08000 EB0 EB1 EB2 EB3 EB4 EB5 EB6 EB7 www..com H'FFFF8000 On-chip RAM H'FFFF9FFF H'FFFFA000 H'FFFFAFFF Flash memory (user MAT) EB8 to EB11 H'3FFFF On-chip RAM H'FFFFBFFF Figure 22.18 Example of Overlapped RAM Operation Figure 22.18 shows an example of an overlap on block area EB0 of the flash memory. Emulation is possible for a single area selected from among the eight areas, from EB0 to EB7, of the user MAT. The area is selected by the setting of the RAM2 to RAM0 bits in RAMER. 1. To overlap a part of the RAM on area EB0, to allow realtime programming of the data for this area, set the RAMS bit in RAMER to 1, and each of the RAM2 to RAM0 bits to 0. 2. Realtime programming is carried out using the overlaid area of RAM. In programming or erasing the user MAT, it is necessary to run a program that implements a series of procedural steps, including the downloading of an on-chip program. In this process, set the download area with FTDAR so that the overlaid RAM area and the area where the on-chip program is to be downloaded do not overlap. Figure 22.19 shows an example of programming data that has been emulated to the EB0 area in the user MAT. Rev. 2.00 Sep. 10, 2008 Page 941 of 1130 REJ09B0402-0200 Section 22 Flash Memory H'00000 H'01000 H'02000 H'03000 H'04000 H'05000 H'06000 H'07000 H'08000 EB0 EB1 EB2 EB3 EB4 EB5 EB6 Download area www..com Tuned data area H'FFFFA000 H'FFFFAFFF FTDAR setting EB7 Programming/erasing procedure program area H'FFFFBFFF Flash memory (user MAT) EB8 to EB11 H'3FFFF (1) Cancel the emulation mode. (2) Transfer the user programming/erasing procedure program. (3) Download the on-chip programming/ erasing program to the destination set by FTDAR without overlapping the tuned data area. (4) Execute programming after erasing. Figure 22.19 Programming of Tuned Data 1. After the data to be programmed has fixed values, clear the RAMS bit to 0 to cancel the overlap of RAM. Emulation mode is canceled and emulation protection is also cleared. 2. Transfer the user programming/erasing procedure program to RAM. 3. Run the programming/erasing procedure program in RAM and download the on-chip programming/erasing program. Specify the download start address with FTDAR so that the tuned data area does not overlap with the download area. 4. When the EB0 area of the user MAT has not been erased, erasing must be performed before programming. Set the parameters FMPAR and FMPDR so that the tuned data is designated, and execute programming. Note: Setting the RAMS bit to 1 puts all the blocks in flash memory in the programming/erasing-protected state regardless of the values of the RAM2 to RAM0 bits (emulation protection). Clear the RAMS bit to 0 before actual programming or erasure. Though RAM emulation can also be carried out with the user boot MAT selected, the user boot MAT can be erased or programmed only in boot mode or programmer mode. Rev. 2.00 Sep. 10, 2008 Page 942 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.8 22.8.1 Usage Notes www..com Switching between User MAT and User Boot MAT It is possible to switch between the user MAT and user boot MAT. However, the following procedure is required because these MATs are allocated to address 0. (Switching to the user boot MAT disables programming and erasing. Programming of the user boot MAT must take place in boot mode or programmer mode.) 1. MAT switching by FMATS should always be executed from the on-chip RAM. The SH microcomputer prefetches execution instructions. Therefore, a switchover during program execution in the user MAT causes an instruction code in the user MAT to be prefetched or an instruction in the newly selected user boot MAT to be prefetched, thus resulting in unstable operation. 2. To ensure that the MAT that has been switched to is accessible, execute four NOP instructions in on-chip RAM immediately after writing to FMATS of on-chip RAM (this prevents access to the flash memory during MAT switching). 3. If an interrupt occurs during switching, there is no guarantee of which memory MAT is being accessed. Always mask the maskable interrupts before switching MATs. In addition, configuring the system so that NMI interrupts do not occur during MAT switching is recommended. 4. After the MATs have been switched, take care because the interrupt vector table will also have been switched. If the same interrupt processings are to be executed before and after MAT switching or interrupt requests cannot be disabled, transfer the interrupt processing routine to on-chip RAM, and use the VBR setting to place the interrupt vector table in on chip RAM. In this case, make sure the VBR setting change does not conflict with the interrupt occurrence. 5. Memory sizes of the user MAT and user boot MAT are different. When accessing the user boot MAT, do not access addresses exceeding the 12-Kbyte memory space. If access goes beyond the 12-Kbyte space, the values read are undefined. Rev. 2.00 Sep. 10, 2008 Page 943 of 1130 REJ09B0402-0200 Section 22 Flash Memory Procedure for switching to the user boot MAT Procedure for switching to the user MAT www..com Procedure for switching to the user boot MAT (1) Mask interrupts. (2) Write H'AA to FMATS. (3) Execute four NOP instructions before accessing the user boot MAT. Procedure for switching to the user MAT (1) Mask interrupts. (2) Write a value other than H'AA to FMATS. (3) Execute four NOP instructions before accessing the user MAT. Figure 22.20 Switching between User MAT and User Boot MAT 22.8.2 Interrupts during Programming/Erasing (1) Download of On-Chip Program (1.1) VBR setting change Before downloading the on-chip program, VBR must be set to H'84000000. If VBR is set to a value other than H'84000000, the interrupt vector table is placed in the user MAT (FMATS is not H'AA) or the user boot MAT (FMATS is H'AA) on setting H'84000000 to VBR. When VBR setting change conflicts with interrupt occurrence, whether the vector table before or after VBR is changed is referenced may cause an error. Therefore, for cases where VBR setting change may conflict with interrupt occurrence, prepare a vector table to be referenced when VBR is H'00000000 (initial value) at the start of the user MAT or user boot MAT. (1.2) SCO download request and interrupt request Download of the on-chip programming/erasing program that is initiated by setting the SCO bit in FCCS to 1 generates a particular interrupt processing accompanied by MAT switchover. Operation when the SCO download request and interrupt request conflicts is described below. 1. Contention between SCO download request and interrupt request Figure 22.21 shows the timing of contention between execution of the instruction that sets the SCO bit in FCCS to 1 and interrupt acceptance. Rev. 2.00 Sep. 10, 2008 Page 944 of 1130 REJ09B0402-0200 Section 22 Flash Memory CPU cycle CPU operation for instruction that sets SCO bit to 1 n Fetch n+1 Decoding n+2 Execution n+3 Execution n+4 Execution www..com Interrupt acceptance (a) (b) (a) When the interrupt is accepted at the (n + 1) cycle or before After the interrupt processing completes, the SCO bit is set to 1 and download is executed. (b) When the interrupt is accepted at the (n + 2) cycle or later The interrupt will conflicts with the SCO download request. Ensure that no interrupt is generated. Figure 22.21 Timing of Contention between SCO Download Request and Interrupt Request 2. Generation of interrupt requests during downloading Ensure that interrupts are not generated during downloading that is initiated by the SCO bit. Rev. 2.00 Sep. 10, 2008 Page 945 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2) Interrupts during programming/erasing Though an interrupt processing can be executed at realtime during programming/erasing of the www..com downloaded on-chip program, the following limitations and notes are applied. 1. When flash memory is being programmed or erased, both the user MAT and user boot MAT cannot be accessed. Prepare the interrupt vector table and interrupt processing routine in on-chip RAM or external memory. Make sure the flash memory being programmed or erased is not accessed by the interrupt processing routine. If flash memory is read, the read values are not guaranteed. If the relevant bank in flash memory that is being programmed or erased is accessed, the error protection state is entered, and programming or erasing is aborted. If a bank other than the relevant bank is accessed, the error protection state is not entered but the read values are not guaranteed. 2. Do not rewrite the program data specified by the FMPDR parameter. If new program data is to provided by the interrupt processing, temporarily save the new program data in another area. After confirming the completion of programming, save the new program data in the area specified by FMPDR or change the setting in FMPDR to indicated the other area in which the new program data was temporarily saved. 3. Make sure the interrupt processing routine does not rewrite the contents of the flashmemory related registers or data in the downloaded on-chip program area. During the interrupt processing, do not simultaneously perform RAM emulation, download of the onchip program by an SCO request, or programming/erasing. 4. At the beginning of the interrupt processing routine, save the CPU register contents. Before returning from the interrupt processing, write the saved contents in the CPU registers again. 5. When a transition is made to sleep mode or software standby mode in the interrupt processing routine, the error protection state is entered and programming/erasing is aborted. If a transition is made to the reset state, the reset signal should only be released after providing a reset input over a period longer than the normal 100 s to reduce the damage to flash memory. Rev. 2.00 Sep. 10, 2008 Page 946 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.8.3 Other Notes www..com 1. Download time of on-chip program The programming program that includes the initialization routine and the erasing program that includes the initialization routine are each 3 Kbytes or less. Accordingly, when the CPU clock frequency is 20 MHz, the download for each program takes approximately 10 ms at maximum. 2. User branch processing intervals The intervals for executing the user branch processing differs in programming and erasing. The processing phase also differs. Table 22.11 lists the maximum intervals for initiating the user branch processing when the CPU clock frequency is 80 MHz. Table 22.11 Initiation Intervals of User Branch Processing Processing Name Programming Erasing Maximum Interval Approximately 2 ms Approximately 15 ms However, when operation is done with CPU clock of 80 MHz, maximum values of the time until first user branch processing are as shown in table 22.12. Table 22.12 Initial User Branch Processing Time Processing Name Programming Erasing Max. Approximately 2 ms Approximately 15 ms 3. Write to flash-memory related registers by DTC While an instruction in on-chip RAM is being executed, the DTC can write to the SCO bit in FCCS that is used for a download request or FMATS that is used for MAT switching. Make sure that these registers are not accidentally written to, otherwise an on-chip program may be downloaded and destroy RAM or a MAT switchover may occur and the CPU get out of control. 4. State in which interrupts are ignored In the following modes or period, interrupt requests are ignored; they are not executed and the interrupt sources are not retained. Boot mode Programmer mode Rev. 2.00 Sep. 10, 2008 Page 947 of 1130 REJ09B0402-0200 Section 22 Flash Memory 5. Compatibility with programming/erasing program of conventional F-ZTAT SH microcomputer www..com A programming/erasing program for flash memory used in the conventional F-ZTAT SH microcomputer which does not support download of the on-chip program by a SCO transfer request cannot run in this LSI. Be sure to download the on-chip program to execute programming/erasing of flash memory in this LSI. 6. Monitoring runaway by WDT Unlike the conventional F-ZTAT SH microcomputer, no countermeasures are available for a runaway by WDT during programming/erasing by the downloaded on-chip program. Prepare countermeasures (e.g. use of the user branch routine and periodic timer interrupts) for WDT while taking the programming/erasing time into consideration as required. Rev. 2.00 Sep. 10, 2008 Page 948 of 1130 REJ09B0402-0200 Section 22 Flash Memory 22.9 22.9.1 Supplementary Information www..com Specifications of the Standard Serial Communications Interface in Boot Mode The boot program activated in boot mode communicates with the host via the on-chip SCI of the LSI. The specifications of the serial communications interface between the host and the boot program are described below. * States of the boot program The boot program has three states. 1. Bit-rate matching state In this state, the boot program adjusts the bit rate to match that of the host. When the chip starts up in boot mode, the boot program is activated and enters the bit-rate matching state, in which it receives commands from the host and adjusts the bit rate accordingly. After bit-rate matching is complete, the boot program proceeds to the inquiry-and-selection state. 2. Inquiry-and-selection state In this state, the boot program responds to inquiry commands from the host. The device, clock mode, and bit rate are selected in this state. After making these selections, the boot program enters the programming/erasure state in response to the transition-to-programming/erasure state command. The boot program transfers the erasure program to RAM and executes erasure of the user MAT and user boot MAT before it enters the programming/erasure state. 3. Programming/erasure state In this state, programming/erasure are executed. The boot program transfers the program for programming/erasure to RAM in line with the command received from the host and executes programming/erasure. It also performs sum checking and blank checking as directed by the respective commands. Figure 22.22 shows the flow of processing by the boot program. Rev. 2.00 Sep. 10, 2008 Page 949 of 1130 REJ09B0402-0200 Section 22 Flash Memory Reset www..com Bit rate matching state Bit rate matching Inquiry-and-selection state Wait for inquiry and selection Inquiry Selection Inquiry processing Enter programming/erasure state Selection processing Programming/erasure state Erase user MAT/use boot MAT Wait for programming/erasure selection Programming Erasure Programming processing Erasure processing Checking Checking processing Figure 22.22 Flow of Processing by the Boot Program * Bit-rate matching state In bit-rate matching, the boot program measures the low-level intervals in a signal carrying H'00 data that is transmitted by the host, and calculates the bit rate from this. The bit rate can be changed by the new-bit-rate selection command. On completion of bit-rate matching, the boot program goes to the inquiry and selection state. The sequence of processing in bit-rate matching is shown in figure 22.23. Rev. 2.00 Sep. 10, 2008 Page 950 of 1130 REJ09B0402-0200 Section 22 Flash Memory Host Boot program www..com H'00 (max. 30 times) Measures the length of one bit H'00 (bit rate matching complete) H'55 H'E6 (response) H'FF (error) Figure 22.23 Sequence of Bit-Rate Matching * Communications protocol Formats in the communications protocol between the host and boot program after completion of the bit-rate matching are as follows. 1. One-character command or one-character response A command or response consisting of a single character used for an inquiry or the ACK code indicating normal completion. 2. n-character command or n-character response A command or response that requires n bytes of data, which is used as a selection command or response to an inquiry. The length of programming data is treated separately below. 3. Error response Response to a command in case of an error: two bytes, consisting of the error response and error code. 4. 128-byte programming command The command itself does not include data-size information. The data length is known from the response to the command for inquiring about the programming size. 5. Response to a memory reading command This response includes four bytes of size information. Rev. 2.00 Sep. 10, 2008 Page 951 of 1130 REJ09B0402-0200 Section 22 Flash Memory One-character command or one-character response n-character command or n-character response Command or response www..com Data Size Command or response Error response Checksum Error code Error response 128-byte programming command Address Command Data (n bytes) Checksum Data Checksum Response to memory read command Data size Response Figure 22.24 Formats in the Communications Protocol Command (1 byte): Inquiry, selection, programming, erasure, checking, etc. Response (1 byte): Response to an inquiry Size (one or two bytes): The length of data for transfer, excluding the command/response code, size, and checksum. Data (n bytes): Particular data for the command or response Checksum (1 byte): Set so that the total sum of byte values from the command code to the checksum is H'00 in the lower-order 1 byte. Error response (1 byte): Error response to a command Error code (1 byte): Indicates the type of error. Address (4 bytes): Address for programming Data (n bytes): Data to be programmed. "n" is known from the response to the command used to inquire about the programming size. Data size (4 bytes): Four-byte field included in the response to a memory reading command. Rev. 2.00 Sep. 10, 2008 Page 952 of 1130 REJ09B0402-0200 Section 22 Flash Memory * Inquiry-and-Selection State In this state, the boot program returns information on the flash ROM in response to inquiry www..com commands sent from the host, and selects the device, clock mode, and bit rate in response to the respective selection commands. The inquiry and selection commands are listed in table 22.13. Table 22.13 Inquiry and Selection Commands Command H'20 H'10 H'21 H'11 H'22 Command Name Inquiry on supported devices Device selection Function Requests the device codes and their respective boot program names. Selects a device code. Inquiry on clock modes Requests the number of available clock modes and their respective values. Clock-mode selection Inquiry on frequency multipliers Selects a clock mode. Requests the number of clock signals for which frequency multipliers and divisors are selectable, the number of multiplier and divisor settings for the respective clocks, and the values of the multipliers and divisors. Requests the minimum and maximum values for operating frequency of the main clock and peripheral clock. Requests the number of user boot MAT areas along with their start and end addresses. Requests the number of user MAT areas along with their start and end addresses. Requests the number of erasure blocks along with their start and end addresses. Requests the unit of data for programming. Selects a new bit rate. On receiving this command, the boot program erases the user MAT and user boot MAT and enters the programming/erasure state. Requests information on the current state of boot processing. H'23 H'24 H'25 H'26 H'27 H'3F H'40 Inquiry on operating frequency Inquiry on user boot MATs Inquiry on user MATs Inquiry on erasure blocks Inquiry on programming size New bit rate selection Transition to programming/erasure state Inquiry on boot program state H'4F The selection commands should be sent by the host in this order: device selection (H'10), clockmode selection (H'11), new bit rate selection (H'3F). These commands are mandatory. If the same selection command is sent two or more times, the command that is sent last is effective. Rev. 2.00 Sep. 10, 2008 Page 953 of 1130 REJ09B0402-0200 Section 22 Flash Memory All commands in the above table, except for the boot program state inquiry command (H'4F), are valid until the boot program accepts the transition-to-programming/erasure state command (H'40). www..com That is, until the transition command is accepted, the host can continue to send commands listed in the above table until it has made the necessary inquiries and selections. The host can send the boot program state inquiry command (H'4F) even after acceptance of the transition-toprogramming/erasure state command (H'40) by the boot program. (1) Inquiry on supported devices In response to the inquiry on supported devices, the boot program returns the device codes of the devices it supports and the product names of their respective boot programs. Command H'20 Command H'20 (1 byte): Inquiry on supported devices Response H'30 Number of characters ... SUM Size Device code No. of devices Product name Response H'30 (1 byte): Response to the inquiry on supported devices Size (1 byte): The length of data for transfer excluding the command code, this field (size), and the checksum. Here, it is the total number of bytes taken up by the number of devices, number of characters, device code, and product name fields. Number of devices (1 byte): The number of device models supported by the boot program embedded in the microcomputer. Number of characters (1 byte): The number of characters in the device code and product name fields. Device code (4 bytes): Device code of a supported device (ASCII encoded) Product name (n bytes): Product code of the boot program (ASCII encoded) SUM (1 byte): Checksum This is set so that the total sum of all bytes from the command code to the checksum is H'00. Rev. 2.00 Sep. 10, 2008 Page 954 of 1130 REJ09B0402-0200 Section 22 Flash Memory (2) Device selection www..com In response to the device selection command, the boot program sets the specified device as the selected device. The boot program will return the information on the selected device in response to subsequent inquiries. Command H'10 Size Device code SUM Command H'10 (1 byte): Device selection Size (1 byte): Number of characters in the device code (fixed at 2) Device code (4 bytes): A device code that was returned in response to an inquiry on supported devices (ASCII encoded) SUM (1 byte): Checksum Response H'06 Response H'06 (1 byte): Response to device selection The ACK code is returned when the specified device code matches one of the supported devices. Error response H'90 ERROR Error response H'90 (1 byte): Error response to device selection ERROR (1 byte): Error code H'11: Sum-check error H'21: Non-matching device code (3) Inquiry on clock modes In response to the inquiry on clock modes, the boot program returns the number of available clock modes. Command H'21 Command H'21 (1 byte): Inquiry on clock modes Response H'31 Size Mode ... SUM Rev. 2.00 Sep. 10, 2008 Page 955 of 1130 REJ09B0402-0200 Section 22 Flash Memory (4) Response H'31 (1 byte): Response to the inquiry on clock modes Size (1 byte): The total length of the number of modes and mode data fields. www..com Mode (1 byte): Selectable clock mode (example: H'01 denotes clock mode 1) SUM (1 byte): Checksum Clock-mode selection In response to the clock-mode selection command, the boot program sets the specified clock mode. The boot program will return the information on the selected clock mode in response to subsequent inquiries. Command H'11 Size Mode SUM Command H'11 (1 byte): Clock mode selection Size (1 byte): Number of characters in the clock-mode field (fixed at 1) Mode (1 byte): A clock mode returned in response to the inquiry on clock modes SUM (1 byte): Checksum H'06 Response Response H'06 (1 byte): Response to clock mode selection The ACK code is returned when the specified clock-mode matches one of the available clock modes. Error response H'91 ERROR Error response H'91 (1 byte): Error response to clock mode selection ERROR (1 byte): Error code H'11: Sum-check error H'21: Non-matching clock mode Rev. 2.00 Sep. 10, 2008 Page 956 of 1130 REJ09B0402-0200 Section 22 Flash Memory (5) Inquiry on frequency multipliers www..com In response to the inquiry on frequency multipliers, the boot program returns information on the settable frequency multipliers or divisors. Command H'22 Command H'22 (1 byte): Inquiry on frequency multipliers Response H'32 Size No. of operating clocks No. of multipliers Multiplier ... ... SUM Response H'32 (1 byte): Response to the inquiry on frequency multipliers Size (1 byte): The total length of the number of operating clocks, number of multipliers, and multiplier fields. Number of operating clocks (1 byte): The number of operating clocks for which multipliers can be selected (for example, if frequency multiplier settings can be made for the frequencies of the main and peripheral operating clocks, the value should be H'02). Number of multipliers (1 byte): The number of multipliers selectable for the operating frequency of the main or peripheral modules Multiplier (1 byte): Multiplier: Numerical value in the case of frequency multiplication (e.g. H'04 for x4) Divisor: Two's complement negative numerical value in the case of frequency division (e.g. H'FE [-2] for x1/2) As many multiplier fields are included as there are multipliers or divisors, and combinations of the number of multipliers and multiplier fields are repeated as many times as there are operating clocks. SUM (1 byte): Checksum Rev. 2.00 Sep. 10, 2008 Page 957 of 1130 REJ09B0402-0200 Section 22 Flash Memory (6) Inquiry on operating frequency www..com In response to the inquiry on operating frequency, the boot program returns the number of operating frequencies and the maximum and minimum values. Command H'23 Command H'23 (1 byte): Inquiry on operating frequency Response H'33 Size No. of operating clocks Operating freq. (max) Operating freq. (min) ... SUM Response H'33 (1 byte): Response to the inquiry on operating frequency Size (1 byte): The total length of the number of operating clocks, and maximum and minimum values of operating frequency fields. Number of operating clocks (1 byte): The number of operating clock frequencies required within the device. For example, the value two indicates main and peripheral operating clock frequencies. Minimum value of operating frequency (2 bytes): The minimum frequency of a frequencymultiplied or -divided clock signal. The value in this field and in the maximum value field is the frequency in MHz to two decimal places, multiplied by 100 (for example, if the frequency is 20.00 MHz, the value multiplied by 100 is 2000, so H'07D0 is returned here). Maximum value of operating frequency (2 bytes): The maximum frequency of a frequencymultiplied or -divided clock signal. As many pairs of minimum/maximum values are included as there are operating clocks. SUM (1 byte): Checksum Rev. 2.00 Sep. 10, 2008 Page 958 of 1130 REJ09B0402-0200 Section 22 Flash Memory (7) Inquiry on user boot MATs www..com In response to the inquiry on user boot MATs, the boot program returns the number of user boot MAT areas and their addresses. Command H'24 Command H'24 (1 byte): Inquiry on user boot MAT information Response H'34 Size No. of areas Last address of the area First address of the area ... SUM Response H'34 (1 byte): Response to the inquiry on user boot MATs Size (1 byte): The total length of the number of areas and first and last address fields. Number of areas (1 byte): The number of user boot MAT areas. H'01 is returned if the entire user boot MAT area is continuous. First address of the area (4 bytes) Last address of the area (4 bytes) As many pairs of first and last address field are included as there are areas. SUM (1 byte): Checksum (8) Inquiry on user MATs In response to the inquiry on user MATs, the boot program returns the number of user MAT areas and their addresses. Command H'25 Command H'25 (1 byte): Inquiry on user MAT information Response H'35 Size No. of areas Last address of the area First address of the area ... SUM Rev. 2.00 Sep. 10, 2008 Page 959 of 1130 REJ09B0402-0200 Section 22 Flash Memory Response H'35 (1 byte): Response to the inquiry on user MATs Size (1 byte): The total length of the number of areas and firstwww..com and last address fields. Number of areas (1 byte): The number of user MAT areas. H'01 is returned if the entire user MAT area is continuous. First address of the area (4 bytes) Last address of the area (4 bytes) As many pairs of first and last address field are included as there are areas. SUM (1 byte): Checksum (9) Inquiry on erasure blocks In response to the inquiry on erasure blocks, the boot program returns the number of erasure blocks in the user MAT and the addresses where each block starts and ends. Command H'26 Command H'26 (1 byte): Inquiry on erasure blocks Response H'36 Size No. of blocks Last address of the block First address of the block ... SUM Response H'36 (1 byte): Response to the inquiry on erasure blocks Size (2 bytes): The total length of the number of blocks and first and last address fields. Number of blocks (1 byte): The number of erasure blocks in flash memory First address of the block (4 bytes) Last address of the block (4 bytes) As many pairs of first and last address data are included as there are blocks. SUM (1 byte): Checksum Rev. 2.00 Sep. 10, 2008 Page 960 of 1130 REJ09B0402-0200 Section 22 Flash Memory (10) Inquiry on programming size In response to the inquiry on programming size, the boot program returns the size, in bytes, of the unit for programming. Command H'27 www..com Command H'27 (1 byte): Inquiry on programming size Response H'37 Size Programming size SUM Response H'37 (1 byte): Response to the inquiry on programming size Size (1 byte): The number of characters in the programming size field (fixed at 2) Programming size (2 bytes): The size of the unit for programming This is the unit for the reception of data to be programmed. SUM (1 byte): Checksum (11) New bit rate selection In response to the new-bit-rate selection command, the boot program changes the bit rate setting to the new bit rate and, if the setting was successful, responds to the ACK sent by the host by returning another ACK at the new bit rate. The new-bit-rate selection command should be sent after clock-mode selection. Command H'3F Size Bit rate Multiplier 2 Input frequency No. of multipliers Multiplier 1 SUM Command H'3F (1 byte): New bit rate selection Size (1 byte): The total length of the bit rate, input frequency, number of multipliers, and multiplier fields Bit rate (2 bytes): New bit rate The bit rate value divided by 100 should be set here (for example, to select 19200 bps, the set H'00C0, which is 192 in decimal notation). Input frequency (2 bytes): The frequency of the clock signal fed to the boot program This should be the frequency in MHz to the second decimal place, multiplied by 100 (for example, if the frequency is 28.882 MHz, the values is truncated to the second decimal place and multiplied by 100, making 2888; so H'0B48 should be set in this field). Rev. 2.00 Sep. 10, 2008 Page 961 of 1130 REJ09B0402-0200 Section 22 Flash Memory Number of multipliers (1 byte): The number of selectable frequency multipliers and divisors for the device. www..com This is normally 2, which indicates the main operating frequency and the operating frequency of the peripheral modules. Multiplier 1 (1 byte): Multiplier or divisor for the main operating frequency Multiplier: Numerical value of the frequency multiplier (e.g. H'04 for x4) Divisor: Two's complement negative numerical value in the case of frequency division (e.g. H'FE [-2] for x1/2) Multiplier 2 (1 byte): Multiplier or divisor for the peripheral operating frequency Multiplier: Numerical value of the frequency multiplier (e.g. H'04 for x4) Divisor: Two's complement negative numerical value in the case of frequency division (e.g. H'FE [-2] for x1/2) SUM (1 byte): Checksum Response H'06 Response H'06 (1 byte): Response to the new-bit-rate selection command The ACK code is returned if the specified bit rate was selectable. Error response H'BF ERROR Error response H'BF (1 byte): Error response to new bit rate selection ERROR (1 byte): Error code H'11: Sum-check error H'24: Bit rate selection error (the specified bit rate is not selectable). H'25: Input frequency error (the specified input frequency is not within the range from the minimum to the maximum value). H'26: Frequency multiplier error (the specified multiplier does not match an available one). H'27: Operating frequency error (the specified operating frequency is not within the range from the minimum to the maximum value). Rev. 2.00 Sep. 10, 2008 Page 962 of 1130 REJ09B0402-0200 Section 22 Flash Memory The received data are checked in the following ways. 1. Input frequency The value of the received input frequency is checked to see if it is within the range of the minimum and maximum values of input frequency for the selected clock mode of the selected device. A value outside the range generates an input frequency error. 2. Multiplier The value of the received multiplier is checked to see if it matches a multiplier or divisor that is available for the selected clock mode of the selected device. A value that does not match an available ratio generates a frequency multiplier error. 3. Operating frequency The operating frequency is calculated from the received input frequency and the frequency multiplier or divisor. The input frequency is the frequency of the clock signal supplied to the LSI, while the operating frequency is the frequency at which the LSI is actually driven. The following formulae are used for this calculation. Operating frequency = input frequency x multiplier, or Operating frequency = input frequency / divisor www..com The calculated operating frequency is checked to see if it is within the range of the minimum and maximum values of the operating frequency for the selected clock mode of the selected device. A value outside the range generates an operating frequency error. 4. Bit rate From the peripheral operating frequency (P) and the bit rate (B), the value (= n) of the clock select bits (CKS) in the serial mode register (SCSMR) and the value (= N) of the bit rate register (SCBRR) are calculated, after which the error in the bit rate is calculated. This error is checked to see if it is smaller than 4%. A result greater than or equal to 4% generates a bit rate selection error. The following formula is use to calculate the error. Error (%) = [ P x 106 ]-1 (N + 1) x B x 64 x 22n-1 x 100 Rev. 2.00 Sep. 10, 2008 Page 963 of 1130 REJ09B0402-0200 Section 22 Flash Memory When the new bit rate is selectable, the boot program returns an ACK code to the host and then makes the register setting to select the new bit rate. The host then www..comthe sends an ACK code at new bit rate, and the boot program responds to this with another ACK code, this time at the new bit rate. Acknowledge H'06 Acknowledge H'06 (1 byte): The ACK code sent by the host to acknowledge the new bit rate. Response H'06 Response H'06 (1 byte): The ACK code transferred in response to acknowledgement of the new bit rate The sequence of new bit rate selection is shown in figure 22.25. Host New bit rate setting Boot program Wait for one-bit period at the current bit rate setting Setting the new bit rate H'06 (ACK) New bit rate setting H'06 (ACK) at the new bit rate H'06 (ACK) at the new bit rate Figure 22.25 Sequence of New Bit Rate Selection Rev. 2.00 Sep. 10, 2008 Page 964 of 1130 REJ09B0402-0200 Section 22 Flash Memory (12) Transition to the programming/erasure state In response to the transition to the programming/erasure state command, the boot program transfers the erasing program and runs it to erase any data in the user MAT and then the user boot MAT. On completion of this erasure, the boot program returns the ACK code and enters the programming/erasure state. Before sending the programming selection command and data for programming, the host must select the device, clock mode, and new bit rate for the LSI by issuing the device selection command, clock-mode selection command, new-bit-rate selection command, and then initiate the transition to the programming/erasure state by sending the corresponding command to the boot program. Command H'40 www..com Command H'40 (1 byte): Transition to programming/erasure state Response H'06 Response H'06 (1 byte): Response to the transition-to-programming/erasure state command This is returned as ACK when erasure of the user boot MAT and user MAT has succeeded after transfer of the erasure program. Error response H'C0 H'51 Error response H'C0 (1 byte): Error response to the transition-to-programming/erasure state command ERROR (1 byte): Error code H'51: Erasure error (Erasure did not succeed because of an error.) Rev. 2.00 Sep. 10, 2008 Page 965 of 1130 REJ09B0402-0200 Section 22 Flash Memory * Command Error Command errors are generated by undefined commands, commands sent in an incorrect order, and www..com the inability to accept a command. For example, sending the clock-mode selection command before device selection or an inquiry command after the transition-to-programming/erasure state command generates a command error. Error response H'80 H'xx Error response H'80 (1 byte): Command error Command H'xx (1 byte): Received command * Order of Commands In the inquiry-and-selection state, commands should be sent in the following order. 1. Send the inquiry on supported devices command (H'20) to get the list of supported devices. 2. Select a device from the returned device information, and send the device selection command (H'10) to select that device. 3. Send the inquiry on clock mode command (H'21) to get the available clock modes. 4. Select a clock mode from among the returned clock modes, and send the clock-mode selection command (H'11). 5. After selection of the device and clock mode, send the commands to inquire about frequency multipliers (H'22) and operating frequencies (H'23) to get the information required to select a new bit rate. 6. Taking into account the returned information on the frequency multipliers and operating frequencies, send a new-bit-rate selection command (H'3F). 7. After the device and clock mode have been selected, get the information required for programming and erasure of the user boot MAT and user MAT by sending the commands to inquire about the user boot MAT (H'24), user MAT (H'25), erasure block (H'26), and programming size (H'27). 8. After making all necessary inquiries and the new bit rate selection, send the transition-toprogramming/erasure state command (H'40) to place the boot program in the programming/erasure state. Rev. 2.00 Sep. 10, 2008 Page 966 of 1130 REJ09B0402-0200 Section 22 Flash Memory * Programming/Erasure State In this state, the boot program must select the form of programmingwww..com corresponding to the programming-selection command and then write data in response to 128-byte programming commands, or perform erasure in block units in response to the erasure-selection and blockerasure commands. The programming and erasure commands are listed in table 22.14. Table 22.14 Programming and Erasure Commands Command H'42 H'43 H'50 H'48 H'58 H'52 H'4A H'4B H'4C H'4D H'4F Command Name Selection of user boot MAT programming Selection of user MAT programming Function Selects transfer of the program for user boot MAT programming. Selects transfer of the program for user MAT programming. 128-byte programming Executes 128-byte programming. Erasure selection Block erasure Memory read Sum checking of user boot MAT Sum checking of user MAT Selects transfer of the erasure program. Executes erasure of the specified block. Reads from memory. Executes sum checking of the user boot MAT. Executes sum checking of the user MAT. Blank checking of user Executes blank checking of the user boot MAT. boot MAT Blank checking of user Executes blank checking of the user MAT. MAT Inquiry on boot program state Requests information on the state of boot processing. Rev. 2.00 Sep. 10, 2008 Page 967 of 1130 REJ09B0402-0200 Section 22 Flash Memory * Programming Programming is performed by issuing a programming-selection command and the 128-byte www..com programming command. Firstly, the host issues the programming-selection command to select the MAT to be programmed. Two programming-selection commands are provided for the selection of either of the two target areas. 1. Selection of user boot MAT programming 2. Selection of user MAT programming Next, the host issues a 128-byte programming command. 128 bytes of data for programming by the method selected by the preceding programming selection command are expected to follow the command. To program more than 128 bytes, repeatedly issue 128-byte programming commands. To terminate programming, the host should send another 128-byte programming command with the address H'FFFFFFFF. On completion of programming, the boot program waits for the next programming/erasure selection command. To then program the other MAT, start by sending the programming select command. The sequence of programming by programming-selection and 128-byte programming commands is shown in figure 22.26. Host Programming selection (H'42, H'43) Transfer the program that performs programming Boot program ACK 128-byte programming (address and data) Repeat Programming ACK 128-byte programming (H'FFFFFFFF) ACK Figure 22.26 Sequence of Programming Rev. 2.00 Sep. 10, 2008 Page 968 of 1130 REJ09B0402-0200 Section 22 Flash Memory (1) Selection of user boot MAT programming www..com In response to the command for selecting programming of the user boot MAT, the boot program transfers the corresponding flash-writing program, i.e. the program for writing to the user boot MAT. Command H'42 Command H'42 (1 byte): Selects programming of the user boot MAT. Response H'06 Response H'06 (1 byte): Response to selection of user boot MAT programming This ACK code is returned after transfer of the program that performs writing to the user boot MAT. Error response H'C2 ERROR Error response H'C2 (1 byte): Error response to selection of user boot MAT programming ERROR (1 byte): Error code H'54: Error in selection processing (processing was not completed because of a transfer error) (2) Selection of user MAT programming In response to the command for selecting programming of the user MAT, the boot program transfers the corresponding flash-writing program, i.e. the program for writing to the user MAT. Command H'43 Command H'43 (1 byte): Selects programming of the user MAT. Response H'06 Response H'06 (1 byte): Response to selection of user MAT programming This ACK code is returned after transfer of the program that performs writing to the user MAT. Rev. 2.00 Sep. 10, 2008 Page 969 of 1130 REJ09B0402-0200 Section 22 Flash Memory Error response H'C3 ERROR www..com Error response H'C3 (1 byte): Error response to selection of user MAT programming ERROR (1 byte): Error code H'54: Error in selection processing (processing was not completed because of a transfer error) (3) 128-byte programming In response to the 128-byte programming command, the boot program executes the flash-writing program transferred in response to the command to select programming of the user boot MAT or user MAT. Command H'50 Data ... SUM Address for programming ... Command H'50 (1 byte): 128-byte programming Address for programming (4 bytes): Address where programming starts This should be the address of a 128-byte boundary. [Example] H'00, H01, H'00, H'00: H'00010000 Programming data (n bytes): Data for programming The length of the programming data is the size returned in response to the programming size inquiry command. SUM (1 byte): Checksum Response H'06 Response H'06 (1 byte): Response to 128-byte programming The ACK code is returned on completion of the requested programming. Error response H'D0 ERROR Rev. 2.00 Sep. 10, 2008 Page 970 of 1130 REJ09B0402-0200 Section 22 Flash Memory Error response H'D0 (1 byte): Error response to 128-byte programming ERROR (1 byte): Error code www..com H'11: Sum-check error H'2A: Address error (the address is not within the range for the selected MAT) H'53: Programming error (programming failed because of an error in programming) The specified address should be on a boundary corresponding to the unit of programming (programming size). For example, when programming 128 bytes of data, the lowest byte of the address should be either H'00 or H'80. When less than 128 bytes of data are to be programmed, the host should transmit the data after padding the vacant bytes with H'FF. To terminate programming of a given MAT, send a 128-byte programming command with the address field H'FFFFFFFF. This informs the boot program that all data for the selected MAT have been sent; the boot program then waits for the next programming/erasure selection command. Command H'50 Address for programming SUM Command H'50 (1 byte): 128-byte programming Address for programming (4 bytes): Terminating code (H'FF, H'FF, H'FF, H'FF) SUM (1 byte): Checksum Response H'06 Response H'06 (1 byte): Response to 128-byte programming This ACK code is returned on completion of the requested programming. Error response H'D0 ERROR Error response H'D0 (1 byte): Error response to 128-byte programming ERROR (1 byte): Error code H'11: Sum-check error H'53: Programming error Rev. 2.00 Sep. 10, 2008 Page 971 of 1130 REJ09B0402-0200 Section 22 Flash Memory * Erasure Erasure is performed by issuing the erasure selection command and then one or more block www..com erasure commands. Firstly, the host sends the erasure selection command to select erasure; after that, it sends a block erasure command to actually erase a specific block. To erase multiple blocks, send further block erasure commands. To terminate erasure, the host should send a block erasure command with the block number H'FF. After this, the boot program waits for the next programming/erasure selection command. The sequence of erasure by the erasure selection command and block erasure command is shown in figure 22.27. Host Boot program Erasure selection (H'48) Transfer the program that performs erasure ACK Erasure (block number) Repeat Erasure ACK Erasure (H'FF) ACK Figure 22.27 Sequence of Erasure Rev. 2.00 Sep. 10, 2008 Page 972 of 1130 REJ09B0402-0200 Section 22 Flash Memory (4) Select erasure www..com In response to the erasure selection command, the boot program transfers the program that performs erasure, i.e. erases data in the user MAT. Command H'48 Command H'48 (1 byte): Selects erasure. Response H'06 Response H'06 (1 byte): Response to selection of erasure This ACK code is returned after transfer of the program that performs erasure. Error response H'C8 ERROR Error response H'C8 (1 byte): Error response to selection of erasure ERROR (1 byte): Error code H'54: Error in selection processing (processing was not completed because of a transfer error.) (2) Block erasure In response to the block erasure command, the boot program erases the data in a specified block of the user MAT. Command H'58 Size Block number SUM Command H'58 (1 byte): Erasure of a block Size (1 byte): The number of characters in the block number field (fixed at 1) Block number (1 byte): Block number of the block to be erased SUM (1 byte): Checksum H'06 Response Response H'06 (1 byte): Response to the block erasure command This ACK code is returned when the block has been erased. Rev. 2.00 Sep. 10, 2008 Page 973 of 1130 REJ09B0402-0200 Section 22 Flash Memory Error response H'D8 ERROR www..com Error response H'D8 (1 byte): Error response to the block erasure command ERROR (1 byte): Error code H'11: Sum-check error H'29: Block number error (the specified block number is incorrect.) H'51: Erasure error (an error occurred during erasure.) On receiving the command with H'FF as the block number, the boot program stops erasure processing and waits for the next programming/erasure selection command. Command H'58 Size Block number SUM Command H'58 (1 byte): Erasure of a block Size (1 byte): The number of characters in the block number field (fixed at 1) Block number (1 byte): H'FF (erasure terminating code) SUM (1 byte): Checksum H'06 Response Response H'06 (1 byte): ACK code to indicate response to the request for termination of erasure To perform erasure again after having issued the command with the block number specified as H'FF, execute the process from the selection of erasure. * Memory read In response to the memory read command, the boot program returns the data from the specified address. Command H'52 Amount to read Size Area First address for reading SUM Command H'52 (1 byte): Memory read Size (1 byte): The total length of the area, address for reading, and amount to read fields (fixed value of 9) Rev. 2.00 Sep. 10, 2008 Page 974 of 1130 REJ09B0402-0200 Section 22 Flash Memory Area (1 byte): H'00: User boot MAT www..com H'01: User MAT An incorrect area specification will produce an address error. Address where reading starts (4 bytes) Amount to read (4 bytes): The amount of data to be read SUM (1 byte): Checksum Response H'52 Data SUM Amount to read ... Error Response H'52 (1 byte): Response to the memory read command Amount to read (4 bytes): The amount to read as specified in the memory read command Data (n bytes): The specified amount of data read out from the specified address SUM (1 byte): Checksum response H'D2 ERROR Error response H'D2 (1 byte): Error response to memory read command ERROR (1 byte): Error code H'11: Sum-check error H'2A: Address error (the address specified for reading is beyond the range of the MAT) H'2B: Size error (the specified amount is greater than the size of the MAT, the last address for reading as calculated from the specified address for the start of reading and the amount to read is beyond the MAT area, or "0" was specified as the amount to read) Rev. 2.00 Sep. 10, 2008 Page 975 of 1130 REJ09B0402-0200 Section 22 Flash Memory * Sum checking of the user boot MAT In response to the command for sum checking of the user boot MAT,www..com all the boot program adds bytes of data in the user boot MAT and returns the result. Command H'4A Command H'4A (1 byte): Sum checking of the user boot MAT Response H'5A Size Checksum for the MAT SUM Response H'5A (1 byte): Response to sum checking of the user boot MAT Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4) Checksum for the MAT (4 bytes): Result of checksum calculation for the user boot MAT: the total of all data in the MAT, in byte units. SUM (1 byte): Checksum (for the transmitted data) * Sum checking of the user MAT In response to the command for sum checking of the user MAT, the boot program adds all bytes of data in the user MAT and returns the result. Command H'4B Command H'4B (1 byte): Sum checking of the user MAT Response H'5B Size Checksum for the MAT SUM Response H'5B (1 byte): Response to sum checking of the user MAT Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4) Checksum for the MAT (4 bytes): Result of checksum calculation for the user MAT: the total of all data in the MAT, in byte units. SUM (1 byte): Checksum (for the transmitted data) Rev. 2.00 Sep. 10, 2008 Page 976 of 1130 REJ09B0402-0200 Section 22 Flash Memory * Blank checking of the user boot MAT In response to the command for blank checking of the user boot MAT, the boot program checks to www..com see if the whole of the user boot MAT is blank; the value returned indicates the result. Command H'4C Command H'4C (1 byte): Blank checking of the user boot MAT Response H'06 Response H'06 (1 byte): Response to blank checking of the user boot MAT This ACK code is returned when the whole area is blank (all bytes are H'FF). Error response H'CC H'52 Error response H'CC (1 byte): Error response to blank checking of the user boot MAT Error code H'52 (1 byte): Non-erased error * Blank checking of the user MAT In response to the command for blank checking of the user MAT, the boot program checks to see if the whole of the user MAT is blank; the value returned indicates the result. Command H'4D Command H'4D (1 byte): Blank checking of the user boot MAT Response H'06 Response H'06 (1 byte): Response to blank checking of the user MAT The ACK code is returned when the whole area is blank (all bytes are H'FF). Error response H'CD H'52 Error response H'CD (1 byte): Error response to blank checking of the user MAT Error code H'52 (1 byte): Non-erased error Rev. 2.00 Sep. 10, 2008 Page 977 of 1130 REJ09B0402-0200 Section 22 Flash Memory * Inquiry on boot program state In response to the command for inquiry on the state of the boot program, the boot program returns www..com an indicator of its current state and error information. This inquiry can be made in the inquiry-andselection state or the programming/erasure state. Command H'4F Command H'4F (1 byte): Inquiry on boot program state Response H'5F Size STATUS ERROR SUM Response H'5F (1 byte): Response to the inquiry regarding boot-program state Size (1 byte): The number of characters in STATUS and ERROR (fixed at 2) STATUS (1 byte): State of the standard boot program See table 22.15, Status Codes. ERROR (1 byte): Error state (indicates whether the program is in normal operation or an error has occurred) ERROR = 0: Normal ERROR 0: Error See table 22.16, Error Codes. SUM (1 byte): Checksum Table 22.15 Status Codes Code H'11 H'12 H'13 H'1F H'31 H'3F H'4F H'5F Description Waiting for device selection Waiting for clock-mode selection Waiting for bit-rate selection Waiting for transition to programming/erasure status (bit-rate selection complete) Erasing the user MAT or user boot MAT Waiting for programming/erasure selection (erasure complete) Waiting to receive data for programming (programming complete) Waiting for erasure block specification (erasure complete) Rev. 2.00 Sep. 10, 2008 Page 978 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.16 Error Codes Code H'00 H'11 H'21 H'22 H'24 H'25 H'26 H'27 H'29 H'2A H'2B H'51 H'52 H'53 H'54 H'80 H'FF Description No error Sum check error Non-matching device code error Non-matching clock mode error Bit-rate selection failure Input frequency error Frequency multiplier error Operating frequency error Block number error Address error Data length error (size error) Erasure error Non-erased error Programming error Selection processing error Command error Bit-rate matching acknowledge error www..com 22.9.2 Areas for Storage of the Procedural Program and Data for Programming In the descriptions in the previous section, storable areas for the programming/erasing procedure programs and program data are assumed to be in on-chip RAM. However, the procedure programs and data can be stored in and executed from other areas (e.g. external address space) as long as the following conditions are satisfied. 1. The on-chip programming/erasing program is downloaded from the address set by FTDAR in on-chip RAM, therefore, this area is not available for use. 2. The on-chip programming/erasing program will use 128 bytes or more as a stack. Make sure this area is reserved. 3. Since download by setting the SCO bit to 1 will cause the MATs to be switched, it should be executed in on-chip RAM. 4. The flash memory is accessible until the start of programming or erasing, that is, until the result of downloading has been decided. When in a mode in which the external address space Rev. 2.00 Sep. 10, 2008 Page 979 of 1130 REJ09B0402-0200 Section 22 Flash Memory 5. 6. 7. 8. is not accessible, such as single-chip mode, the required procedure programs, interrupt vector table, interrupt processing routine, and user branch program should be transferred to on-chip www..com RAM before programming/erasing of the flash memory starts. The flash memory is not accessible during programming/erasing operations. Therefore, the programming/erasing program must be downloaded to on-chip RAM in advance. Areas for executing each procedure program for initiating programming/erasing, the user program at the user branch destination for programming/erasing, the interrupt vector table, and the interrupt processing routine must be located in on-chip memory other than flash memory or the external address space. After programming/erasing, access to flash memory is inhibited until FKEY is cleared. A reset state (RES = 0) for more than at least 100 s must be taken when the LSI mode is changed to reset on completion of a programming/erasing operation. Transitions to the reset state during programming/erasing are inhibited. When the reset signal is accidentally input to the LSI, a longer period in the reset state than usual (100 s) is needed before the reset signal is released. Switching of the MATs by FMATS is needed for programming/erasing of the user MAT in user boot mode. The program which switches the MATs should be executed from the on-chip RAM. For details, see section 22.8.1, Switching between User MAT and User Boot MAT. Please make sure you know which MAT is selected when switching the MATs. When the program data storage area indicated by the FMPDR parameter in the programming processing is within the flash memory area, an error will occur. Therefore, temporarily transfer the program data to on-chip RAM to change the address set in FMPDR to an address other than flash memory. Based on these conditions, tables 22.17 and 22.18 show the areas in which the program data can be stored and executed according to the operation type and mode. Table 22.17 Executable MAT Initiated Mode Operation Programming Erasing Note: * User Program Mode Table 22.18 (1) Table 22.18 (2) Programming/Erasing is possible to user MATs. User Boot Mode* Table 22.18 (3) Table 22.18 (4) Rev. 2.00 Sep. 10, 2008 Page 980 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.18 (1) Usable Area for Programming in User Program Mode www..com Storable/Executable Area Selected MAT Item Program data storage area Selecting on-chip program to be downloaded Writing H'A5 to key register Writing 1 to SCO in FCCS (download) Key register clearing Judging download result Download error processing Setting initialization parameters Programming procedure Initialization Judging initialization result Initialization error processing Interrupt processing routine Writing H'5A to key register OnChip RAM User MAT X* X X X X X X X X External Space X X X User MAT Embedded Program Storage MAT Setting programming parameters Programming Judging programming result Programming error processing Key register clearing Note: * If the data has been transferred to on-chip RAM in advance, this area can be used. Rev. 2.00 Sep. 10, 2008 Page 981 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.18 (2) Usable Area for Erasure in User Program Mode www..com Storable/Executable Area Selected MAT Item Selecting on-chip program to be downloaded Writing H'A5 to key register Writing 1 to SCO in FCCS (download) Key register clearing Judging download result Download error processing Setting initialization parameters Initialization Erasing Judging initialization result proceInitialization error processing dure Interrupt processing routine Writing H'5A to key register Setting erasure parameters Erasure Judging erasure result Erasing error processing Key register clearing OnChip RAM User MAT X X X X X X X X External Space X X X User MAT Embedded Program Storage MAT Rev. 2.00 Sep. 10, 2008 Page 982 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.18 (3) Usable Area for Programming in User Boot Mode Storable/Executable Area OnChip RAM User Boot MAT X*1 www..com Selected MAT Item Program data storage area Selecting on-chip program to be downloaded Writing H'A5 to key register Writing 1 to SCO in FCCS (download) Key register clearing Programming procedure Judging download result Download error processing Setting initialization parameters Initialization Judging initialization result Initialization error processing Interrupt processing routine Switching MATs by FMATS Writing H'5A to Key Register External Space User MAT User Boot MAT Embedded Program Storage Area X X X X X X X X Rev. 2.00 Sep. 10, 2008 Page 983 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.18 (3) Usable Area for Programming in User Boot Mode (cont) Storable/Executable Area OnChip RAM User Boot MAT X X X X*2 X X www..com Selected MAT Item Setting programming parameters Programming Programming procedure Judging programming result Programming error processing Key register clearing Switching MATs by FMATS External Space X X User MAT User Boot MAT Embedded Program Storage Area Notes: 1. If the data has been transferred to on-chip RAM in advance, this area can be used. 2. If the MATs have been switched by FMATS in on-chip RAM, this MAT can be used. Rev. 2.00 Sep. 10, 2008 Page 984 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.18 (4) Usable Area for Erasure in User Boot Mode Storable/Executable Area OnChip RAM User Boot MAT www..com Selected MAT Item Selecting on-chip program to be downloaded Writing H'A5 to key register Writing 1 to SCO in FCCS (download) Key register clearing Judging download result Download error processing Erasing Setting initialization proce- parameters dure Initialization Judging initialization result Initialization error processing Interrupt processing routine Switching MATs by FMATS Writing H'5A to key register Setting erasure parameters External Space User MAT User Boot MAT Embedded Program Storage Area X X X X X X X X X Rev. 2.00 Sep. 10, 2008 Page 985 of 1130 REJ09B0402-0200 Section 22 Flash Memory Table 22.18 (4) Usable Area for Erasure in User Boot Mode (cont) Storable/Executable Area OnChip RAM User Boot MAT X X X* X X www..com Selected MAT Item Erasure Judging erasure result Erasing Erasing error proce- processing dure Key register clearing Switching MATs by FMATS Note: * External Space X X User MAT User Boot MAT Embedded Program Storage Area If the MATs have been switched by FMATS in on-chip RAM, this MAT can be used. 22.10 Programmer Mode In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as for a discrete flash memory. Use a PROM programmer that supports the Renesas 256-Kbyte flash memory on-chip MCU device type (F-ZTATxxxx). Rev. 2.00 Sep. 10, 2008 Page 986 of 1130 REJ09B0402-0200 Section 23 RAM Section 23 RAM www..com This LSI has an on-chip high-speed static RAM. The on-chip RAM is connected to the CPU by a 32-bit data bus (L bus), and to the data transfer controller (DTC) by a 32-bit data bus (I bus), enabling 8, 16, or 32-bit width access to data in the on-chip RAM. The on-chip RAM is allocated to different addresses according to each product as shown in figure 23.1, and the on-chip RAM is divided into page 0 and page 1 based on the addresses. The on-chip RAM can be accessed from the CPU (via the L bus) and DTC (via the I bus). When different buses request to access the same page simultaneously, the priority becomes I bus (DTC) > L bus (CPU). Since such kind of conflict degrades the RAM access performance, software should be created so as to avoid conflicts. For example, conflict does not occur when the buses access different pages. An access from the L bus (CPU) is a 1-cycle access as long as page conflict does not occur. The number of bus cycles in accesses from the I bus (DTC) differ depending on the ratio between the internal clock (I) and bus clock (B), and the operating state of the DTC. The contents of the on-chip RAM are retained in sleep mode or software standby mode, and at a power-on reset or manual reset. However, the contents of the on-chip RAM are not retained in deep software standby mode. The on-chip RAM can be enabled or disabled by means of the RAME bit in the RAM control register (RAMCR). For details on the RAM control register (RAMCR), refer to section 24.3.7, RAM Control Register (RAMCR). H'FFFF8000 H'FFFF9FFF H'FFFFA000 H'FFFF8FFF Page 0 8 kbytes Page 1 8 kbytes SH7136/SH7137 (16 kbytes) Figure 23.1 On-chip RAM Addresses RAM0200A_010020030800 Rev. 2.00 Sep. 10, 2008 Page 987 of 1130 REJ09B0402-0200 Section 23 RAM 23.1 23.1.1 Usage Notes www..com Module Standby Mode Setting RAM can be enabled/disabled by the standby control register. The initial value enables RAM operation. RAM access is disabled by setting the module standby mode. For details, see section 24, Power-Down Modes. 23.1.2 Address Error When an address error in write access to the on-chip RAM occurs, the contents of the on-chip RAM may be corrupted. 23.1.3 Initial Values in RAM After power has been supplied, initial values in RAM remain undefined until RAM is written. Rev. 2.00 Sep. 10, 2008 Page 988 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes Section 24 Power-Down Modes www..com This LSI supports the following power-down modes: sleep mode, software standby mode, deep software standby mode, and module standby mode. 24.1 Features * Supports sleep mode, software standby mode, module standby mode, and deep software standby mode. 24.1.1 Types of Power-Down Modes This LSI has the following power-down modes. * * * * Sleep mode Software standby mode Deep software standby mode Module standby mode Table 24.1 shows the methods to make a transition from the program execution state, as well as the CPU and peripheral module states in each mode and the procedures for canceling each mode. Rev. 2.00 Sep. 10, 2008 Page 989 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes Table 24.1 States of Power-Down Modes State CPU CPG CPU Register On-Chip Memory Runs www..com On-Chip Peripheral Modules Canceling Procedure Run * Reset Mode Sleep Transition Method Execute SLEEP Runs Halts Held instruction with STBY bit in STBCR1 cleared to 0. Halts Halts Held Software Execute SLEEP standby instruction with STBY bit in STBCR1 and STBYMD bit in STBCR6 set to 1. Halts (contents retained) Halt * * Interrupt by NMI or IRQ Power-on reset by the RES pin Halts Halts Undefined Halts Execute SLEEP Deep (contents software instruction with STBY undefined) standby bit in STBCR1 set to 1 and STBYMD bit in STBCR6 cleared to 0. Module standby Set MSTP bits in STBCR2 to STBCR5 to 1. Runs Runs Held Halt * Power-on reset by the RES pin Specified Specified module halts module (contents halts retained) * * Clear MSTP bit to 0 Power-on reset (for modules whose MSTP bit has an initial value of 0) Note: For details on the states of on-chip peripheral module registers in each mode, refer to section 25.3, Register States in Each Operating Mode. For details on the pin states in each mode, refer to appendix A, Pin States. Rev. 2.00 Sep. 10, 2008 Page 990 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.2 Input/Output Pins www..com Table 24.2 lists the pins used for the power-down modes. Table 24.2 Pin Configuration Pin Name Power-on reset Manual reset Symbol I/O RES MRES Input Input Description Power-on reset input signal. Power-on reset by low level. Manual reset input signal. Manual reset by low level. Rev. 2.00 Sep. 10, 2008 Page 991 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.3 Register Descriptions www..com There are following registers used for the power-down modes. For details on the addresses of these registers and the states of these registers in each processing state, see section 25, List of Registers. Table 24.3 Register Configuration Register Name Standby control register 1 Standby control register 2 Standby control register 3 Standby control register 4 Standby control register 5 Standby control register 6 RAM control register Abbreviation STBCR1 STBCR2 STBCR3 STBCR4 STBCR5 STBCR6 RAMCR R/W R/W R/W R/W R/W R/W R/W R/W Initial Value H'00 H'38 H'FF H'FF H'03 H'00 H'10 Address H'FFFFE802 H'FFFFE804 H'FFFFE806 H'FFFFE808 H'FFFFE80A H'FFFFE80C H'FFFFE880 Access Size 8 8 8 8 8 8 8 24.3.1 Standby Control Register 1 (STBCR1) STBCR1 is an 8-bit readable/writable register that specifies the state of the power-down mode. Bit: 7 STBY 6 - 5 - 4 - 3 - 2 - 1 - 0 - Initial value: 0 R/W: R/W 0 R 0 R 0 R 0 R 0 R 0 R 0 R Bit 7 Bit Name STBY Initial Value 0 R/W R/W Description Standby Specifies transition to software standby mode. 0: Executing SLEEP instruction makes this LSI sleep mode 1: Executing SLEEP instruction makes this LSI software standby mode or deep software standby mode Rev. 2.00 Sep. 10, 2008 Page 992 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes Bit 6 to 0 Bit Name Initial Value All 0 R/W R Description Reserved www..com These bits are always read as 0. The write value should always be 0. 24.3.2 Standby Control Register 2 (STBCR2) STBCR2 is an 8-bit readable/writable register that controls the operation of modules in powerdown mode. Bit: 7 MSTP 7 6 MSTP 6 5 - 4 MSTP 4 3 - 2 - 1 - 0 - Initial value: 0 R/W: R/W 0 R/W 1 R 1 R/W 1 R 0 R 0 R 0 R Bit 7 Bit Name MSTP7 Initial Value 0 R/W R/W Description Module Stop Bit 7 When this bit is set to 1, the clock supply to the RAM is halted. 0: RAM operates 1: Clock supply to RAM halted 6 MSTP6 0 R/W Module Stop Bit 6 When this bit is set to 1, the clock supply to the ROM is halted. 0: ROM operates 1: Clock supply to ROM halted 5 1 R Reserved This bit is always read as 1. The write value should always be 1. Rev. 2.00 Sep. 10, 2008 Page 993 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes Bit 4 Bit Name MSTP4 Initial Value 1 R/W R/W Description Module Stop Bit 4 www..com When this bit is set to 1, the clock supply to the DTC is halted. 0: DTC operates 1: Clock supply to the DTC halted 3 1 R Reserved This bit is always read as 1. The write value should always be 1. 2 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 24.3.3 Standby Control Register 3 (STBCR3) STBCR3 is an 8-bit readable/writable register that controls the operation of modules in powerdown mode. Bit: 7 MSTP 15 6 - 5 MSTP 13 4 MSTP 12 3 MSTP 11 2 MSTP 10 1 - 0 MSTP8 Initial value: 1 R/W: R/W 1 R 1 R/W 1 R/W 1 R/W 1 R/W 1 R 1 R/W Bit 7 Bit Name MSTP15 Initial Value 1 R/W R/W Description Module Stop Bit 15 When this bit is set to 1, the clock supply to the I C2 is halted. 0: I2C2 operates 1: Clock supply to I C2 halted 2 2 6 1 R Reserved This bit is always read as 1. The write value should always be 1. Rev. 2.00 Sep. 10, 2008 Page 994 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes Bit 5 Bit Name MSTP13 Initial Value 1 R/W R/W Description Module Stop Bit 13 www..com When this bit is set to 1, the clock supply to the SCI_2 is halted. 0: SCI_2 operates 1: Clock supply to SCI_2 halted 4 MSTP12 1 R/W Module Stop Bit 12 When this bit is set to 1, the clock supply to the SCI_1 is halted. 0: SCI_1 operates 1: Clock supply to SCI_1 halted 3 MSTP11 1 R/W Module Stop Bit 11 When this bit is set to 1, the clock supply to the SCI_0 is halted. 0: SCI_0 operates 1: Clock supply to SCI_0 halted 2 MSTP10 1 R/W Module Stop Bit 10 When this bit is set to 1, the clock supply to the SSU is halted. 0: SSU operates 1: Clock supply to SSU halted 1 1 R Reserved This bit is always read as 1. The write value should always be 1. 0 MSTP8 1 R/W Module Stop Bit 8 When this bit is set to 1, the clock supply to the RCANET_0 is halted. 0: RCAN-ET_0 operates 1: Clock supply to RCAN-ET_0 halted Rev. 2.00 Sep. 10, 2008 Page 995 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.3.4 Standby Control Register 4 (STBCR4) www..com STBCR4 is an 8-bit readable/writable register that controls the operation of modules in powerdown mode. Bit: 7 MSTP 23 6 MSTP 22 5 MSTP 21 4 MSTP 20 3 MSTP 19 2 - 1 - 0 - Initial value: 1 R/W: R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W Bit 7 Bit Name MSTP23 Initial Value 1 R/W R/W Description Module Stop Bit 23 When this bit is set to 1, the clock supply to the MTU2S is halted. 0: MTU2S operates 1: Clock supply to MTU2S halted 6 MSTP22 1 R/W Module Stop Bit 22 When this bit is set to 1, the clock supply to the MTU2 is halted. 0: MTU2 operates 1: Clock supply to MTU2 halted 5 MSTP21 1 R/W Module Stop Bit 21 When this bit is set to 1, the clock supply to the CMT is halted. 0: CMT operates 1: Clock supply to CMT halted 4 MSTP20 1 R/W Module Stop Bit 20 When this bit is set to 1, the clock supply to the A/D_1 is halted. 0: A/D_1 operates 1: Clock supply to A/D_1 halted Rev. 2.00 Sep. 10, 2008 Page 996 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes Bit 3 Bit Name MSTP19 Initial Value 1 R/W R/W Description Module Stop Bit 19 www..com When this bit is set to 1, the clock supply to the A/D_0 is halted. 0: A/D_0 operates 1: Clock supply to A/D_0 halted 2 to 0 All 1 R Reserved These bits are always read as 1. The write value should always be 1. 24.3.5 Standby Control Register 5 (STBCR5) STBCR5 is an 8-bit readable/writable register that controls the operation of modules in powerdown mode. Bit: 7 - 6 - 5 - 4 - 3 - 2 - 1 MSTP 25 0 MSTP 24 Initial value: R/W: 0 R 0 R 0 R 0 R 0 R 0 R 1 R/W 1 R/W Bit 7 to 2 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 1 MSTP25 1 R/W Module Stop Bit 25 When this bit is set to 1, the clock supply to the AUD is halted. 0: AUD operates 1: Clock supply to AUD halted 0 MSTP24 1 R/W Module Stop Bit 24 When this bit is set to 1, the clock supply to the UBC is halted. 0: UBC operates 1: Clock supply to UBC halted Rev. 2.00 Sep. 10, 2008 Page 997 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.3.6 Standby Control Register 6 (STBCR6) www..com STBCR6 is an 8-bit readable/writable register that specifies the state of the power-down modes. Bit: 7 AUD SRST 6 HIZ 5 - 4 - 3 - 2 - 1 STBY MD 0 - Initial value: 0 R/W: R/W 0 R/W 0 R 0 R 0 R 0 R 0 R/W 0 R Bit 7 Bit Name AUDSRST Initial Value 0 R/W R/W Description AUD Software Reset This bit controls the AUD reset by software. When 0 is written to AUDSRST, the AUD module shifts to the power-on reset state. 0: Shifts to the AUD reset state 1: Clears the AUD reset When setting this bit to 1, MSTP25 in STBCR5 should be 0. 6 HIZ 0 R/W Port High-Impedance In software standby mode, this bit selects whether the pin state is retained or changed to high-impedance. 0: In software standby mode, the pin state is retained 1: In software standby mode, the pin state is changed to high-impedance 5 to 2 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1 STBYMD 0 R/W Software Standby Mode Select This bit selects a transition to software standby mode or deep software standby mode by executing the SLEEP instruction when the STBY bit is 1 in STBCR1. 0: Transition to deep software standby mode 1: Transition to software standby mode 0 0 R Reserved This bit is always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 998 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.3.7 RAM Control Register (RAMCR) www..com RAMCR is an 8-bit readable/writable register that enables/disables the access to the on-chip RAM. Bit: 7 - 6 - 5 - 4 RAME 3 - 2 - 1 - 0 - Initial value: R/W: 0 R 0 R 0 R 1 R/W 0 R 0 R 0 R 0 R Bit 7 to 5 Bit Name Initial Value All 0 R/W R Description Reserved These bits are always read as 0. The write value should always be 0. 4 RAME 1 R/W RAM Enable This bit enables/disables the on-chip RAM. 0: On-chip RAM disabled 1: On-chip RAM enabled When this bit is cleared to 0, the access to the on-chip RAM is disabled. In this case, an undefined value is returned when reading or fetching the data or instruction from the on-chip RAM, and writing to the onchip RAM is ignored. When RAME is cleared to 0 to disable the on-chip RAM, an instruction to access the on-chip RAM should not be set next to the instruction to write RAMCR. If such an instruction is set, normal access is not guaranteed. When RAME is set to 1 to enable the on-chip RAM, an instruction to read RAMCR should be set next to the instruction to write to RAMCR. If an instruction to access the on-chip RAM is set next to the instruction to write to RAMCR, normal access is not guaranteed. 3 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. Rev. 2.00 Sep. 10, 2008 Page 999 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.4 24.4.1 Sleep Mode www..com Transition to Sleep Mode Executing the SLEEP instruction when the STBY bit in STBCR1 is 0 causes a transition from the program execution state to sleep mode. However, sleep mode cannot be entered when the bus is released (low-level input to BREQ pin). Although the CPU halts immediately after executing the SLEEP instruction, the contents of its internal registers remain unchanged. The on-chip peripheral modules continue to operate. 24.4.2 Canceling Sleep Mode Sleep mode is canceled by a reset. Do not cancel sleep mode with an interrupt. Canceling with Reset: Sleep mode is canceled by a power-on reset with the RES pin, a manual reset with the MRES pin, or an internal power-on/manual reset by WDT. Rev. 2.00 Sep. 10, 2008 Page 1000 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.5 24.5.1 Software Standby Mode www..com Transition to Software Standby Mode This LSI switches from a program execution state to software standby mode by executing the SLEEP instruction when the STBY bit in STBCR1 and the STBYMD bit in STBCR6 are set to 1. However, software standby mode cannot be entered when the bus is released (low-level input to BREQ pin). Execute the SLEEP instruction after halting the DTC. In software standby mode, not only the CPU but also the clock and on-chip peripheral modules halt. The contents of the CPU registers and the data of the on-chip RAM remain unchanged. Some registers of on-chip peripheral modules are, however, initialized. For details on the states of onchip peripheral module registers in software standby mode, refer to section 25.3, Register States in Each Operating Mode. For details on the pin states in software standby mode, refer to appendix A, Pin States. The procedure for switching to software standby mode is as follows: 1. Clear the TME bit in the timer control register (WTCSR) of the WDT to 0 to stop the WDT. 2. Set the timer counter (WTCNT) of the WDT to 0 and bits CKS2 to CKS0 in WTCSR to appropriate values to secure the specified oscillation settling time. 3. If the DTC is operating, stop its operation. 4. If the bus is released (low-level input to BREQ pin), acquire the bus mastership (high-level input to BREQ pin). 5. After setting the STBY bit in STBCR1 and the STBYMD bit in STBCR6 to 1, execute the SLEEP instruction. 6. Software standby mode is entered and the clocks within this LSI are halted. Rev. 2.00 Sep. 10, 2008 Page 1001 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.5.2 Canceling Software Standby Mode www..com Software standby mode is canceled by interrupts (NMI, IRQ) or a reset. Canceling with Interrupt: The WDT can be used for hot starts. When an NMI or IRQ interrupt (edge detection) is detected, the clock will be supplied to the entire LSI and software standby mode will be canceled after the time set in the timer control/status register of the WDT has elapsed. Interrupt exception handling is then executed. When the priority level of an IRQ interrupt is lower than the interrupt mask level set in the status register (SR) of the CPU, an interrupt request is not accepted preventing software standby mode from being canceled. When falling-edge detection is selected for the NMI pin, drive the NMI pin high before making a transition to software standby mode. When rising-edge detection is selected for the NMI pin, drive the NMI pin low before making a transition to software standby mode. Similarly, when falling-edge detection is selected for the IRQ pin, drive the IRQ pin high before making a transition to software standby mode. When rising-edge detection is selected for the IRQ pin, drive the IRQ pin low before making a transition to software standby mode. Canceling with Power-on Reset: Software standby mode is canceled by a power-on reset with the RES pin. Keep the RES pin low until the clock oscillation settles. Rev. 2.00 Sep. 10, 2008 Page 1002 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.6 24.6.1 Deep Software Standby Mode www..com Transition to Deep Software Standby Mode This LSI shifts from a program execution state to deep software standby mode by executing the SLEEP instruction when the STBY bit in STBCR1 is 1 and the STBYMD bit in STBCR6 is 0. However, deep software standby mode cannot be entered when the bus is released (low-level input to BREQ pin). Execute the SLEEP instruction after halting the DTC. In deep software standby mode, not only the CPU but also the clock and on-chip peripheral modules halt. Furthermore, the internal power supply of this LSI is turned off. The contents of the CPU registers and the data of the on-chip RAM become undefined. The registers of on-chip peripheral modules are initialized. For details on the pin states in deep software standby mode, refer to appendix A, Pin States. The procedure for a transition to deep software standby mode is as follows: 1. Clear the TME bit in the timer control register (WTCSR) of the WDT to 0 to stop the WDT. 2. If the DTC is operating, stop its operation. 3. If the bus is released (low-level input to BREQ pin), acquire the bus mastership (high-level input to BREQ pin). 4. After setting the STBY bit in STBCR1 to 1 and clearing the STBYMD bit in STBCR6 to 0, execute the SLEEP instruction. 5. Deep software standby mode is entered, the clocks within this LSI are halted, and the internal power supply of this LSI is turned off. 24.6.2 Canceling Deep Software Standby Mode Deep software standby mode is canceled by a power-on reset with the RES pin. Keep the RES pin low until the clock oscillation settles. Rev. 2.00 Sep. 10, 2008 Page 1003 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.7 24.7.1 Module Standby Mode www..com Transition to Module Standby Mode Setting the MSTP bits in the standby control registers (STBCR2 to STBCR5) to 1 halts the supply of clocks to the corresponding on-chip peripheral modules. This function can be used to reduce the power consumption in normal mode. Do not access registers of an on-chip peripheral module which has been set to enter module standby mode. For details on the states of on-chip peripheral module registers in module standby mode, refer to section 25.3, Register States in Each Operating Mode. 24.7.2 Canceling Module Standby Function The module standby function can be canceled by clearing the MSTP bits in STBCR2 to STBCR5 to 0. The module standby function can be canceled by a power-on reset for modules whose MSTP bit has an initial value of 0. Rev. 2.00 Sep. 10, 2008 Page 1004 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes 24.8 24.8.1 Usage Note www..com Current Consumption while Waiting for Oscillation to be Stabilized The current consumption while waiting for oscillation to be stabilized is higher than that while oscillation is stabilized. 24.8.2 Deep Software Standby Mode Do not use deep software standby mode. 24.8.3 Executing the SLEEP Instruction Apply either of the following measures before executing the SLEEP instruction to initiate the transition to sleep mode or software standby mode. Measure A: Stop the operation of the DTC and the generation of interrupts from on-chip peripheral modules, IRQ interrupts, and the NMI interrupt before executing the SLEEP instruction. Measure B: Change the value in FRQCR to the initial value, H'36DB, and then dummy-read FRQCR twice before executing the SLEEP instruction. Rev. 2.00 Sep. 10, 2008 Page 1005 of 1130 REJ09B0402-0200 Section 24 Power-Down Modes www..com Rev. 2.00 Sep. 10, 2008 Page 1006 of 1130 REJ09B0402-0200 Section 25 List of Registers Section 25 List of Registers www..com This section gives information on internal I/O registers. The contents of this section are as follows: 1. Register Address Table (in the order from a lower address) * Registers are listed in the order from lower allocated addresses. * As for reserved addresses, the register name column is indicated with . Do not access reserved addresses. * As for 16- or 32-bit address, the MSB addresses are shown. * The list is classified according to module names. * The numbers of access cycles are given. 2. * * * * Register Bit Table Bit configurations are shown in the order of the register address table. As for reserved bits, the bit name column is indicated with . As for the blank column of the bit names, the whole register is allocated to the counter or data. As for 16- or 32-bit registers, bits are indicated from the MSB. 3. Register State in Each Operating Mode * Register states are listed in the order of the register address table. * Register states in the basic operating mode are shown. As for modules including their specific states such as reset, see the sections of those modules. Rev. 2.00 Sep. 10, 2008 Page 1007 of 1130 REJ09B0402-0200 Section 25 List of Registers 25.1 Register Address Table (In the Order of Addresses) www..com Access sizes are indicated as the number of bits. Access cycles are the number of cycles of the indicated reference clock, and the values are shown for 8-bit access (B), 16-bit access (W), or 32bit access (L). Notes: 1. Access to undefined locations or reserved addresses is prohibited. Correct operation cannot be guaranteed if such addresses are accessed. 2. Access to mailbox areas of the RCAN-ET may include wait cycles of 0 to 5 P cycles. Access Register Name Serial mode register_0 Bit rate register_0 Serial control register_0 Transmit data register_0 Serial status register_0 Receive data register_0 Serial direction control register_0 Serial port register_0 Serial mode register_1 Bit rate register_1 Serial control register_1 Transmit data register_1 Serial status register_1 Receive data register_1 Serial direction control register_1 Serial port register_1 Serial mode register_2 Bit rate register_2 Serial control register_2 Transmit data register_2 Serial status register_2 Receive data register_2 Abbreviation No. of Bits Address SCSMR_0 SCBRR_0 SCSCR_0 SCTDR_0 SCSSR_0 SCRDR_0 SCSDCR_0 SCSPTR_0 SCSMR_1 SCBRR_1 SCSCR_1 SCTDR_1 SCSSR_1 SCRDR_1 SCSDCR_1 SCSPTR_1 SCSMR_2 SCBRR_2 SCSCR_2 SCTDR_2 SCSSR_2 SCRDR_2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 Module Size 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 P (reference clock) B: 2 16 bits P (reference clock) B: 2 16 bits No. of Access Cycles P (reference clock) B: 2 Connected Bus Width 16 bits H'FFFFC000 SCI H'FFFFC002 H'FFFFC004 H'FFFFC006 H'FFFFC008 H'FFFFC00A H'FFFFC00C H'FFFFC00E H'FFFFC080 SCI H'FFFFC082 H'FFFFC084 H'FFFFC086 H'FFFFC088 H'FFFFC08A H'FFFFC08C H'FFFFC08E H'FFFFC100 SCI H'FFFFC102 H'FFFFC104 H'FFFFC106 H'FFFFC108 H'FFFFC10A (Channel 2) (Channel 1) (Channel 0) Rev. 2.00 Sep. 10, 2008 Page 1008 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Serial direction control register_2 Serial port register_2 Timer control register_3 Timer control register_4 Timer mode register_3 Timer mode register_4 Timer I/O control register H_3 Timer I/O control register L_3 Timer I/O control register H_4 Timer I/O control register L_4 SCSPTR_2 TCR_3 TCR_4 TMDR_3 TMDR_4 TIORH_3 TIORL_3 TIORH_4 TIORL_4 8 8 8 8 8 8 8 8 8 8 8 8 H'FFFFC10E H'FFFFC200 H'FFFFC201 H'FFFFC202 H'FFFFC203 H'FFFFC204 H'FFFFC205 H'FFFFC206 H'FFFFC207 H'FFFFC208 H'FFFFC209 H'FFFFC20A MTU2 Abbreviation SCSDCR_2 Bits 8 Address H'FFFFC10C Module SCI (Channel 2) 8 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 8 MP (reference clock) B: 2 W: 2 L: 4 Access Size 8 No. of Access Cycles P (reference clock) B: 2 Connected www..com Bus Width 16 bits 16 bits Timer interrupt enable register_3 TIER_3 Timer interrupt enable register_4 TIER_4 Timer output master enable register Timer gate control register Timer output control register 1 Timer output control register 2 Timer counter_3 Timer counter_4 Timer cycle data register Timer dead time data register Timer general register A_3 Timer general register B_3 Timer general register A_4 Timer general register B_4 Timer sub-counter Timer cycle buffer register Timer general register C_3 Timer general register D_3 Timer general register C_4 Timer general register D_4 TGCR TOCR1 TOCR2 TCNT_3 TCNT_4 TCDR TDDR TGRA_3 TGRB_3 TGRA_4 TGRB_4 TCNTS TCBR TGRC_3 TGRD_3 TGRC_4 TGRD_4 TOER 8 8 8 16 16 16 16 16 16 16 16 16 16 16 16 16 16 H'FFFFC20D H'FFFFC20E H'FFFFC20F H'FFFFC210 H'FFFFC212 H'FFFFC214 H'FFFFC216 H'FFFFC218 H'FFFFC21A H'FFFFC21C H'FFFFC21E H'FFFFC220 H'FFFFC222 H'FFFFC224 H'FFFFC226 H'FFFFC228 H'FFFFC22A 8 8, 16 8 16, 32 16 16, 32 16 16, 32 16 16, 32 16 16, 32 16 16, 32 16 16, 32 16 Rev. 2.00 Sep. 10, 2008 Page 1009 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Timer status register_3 Timer status register_4 Timer interrupt skipping set register Timer interrupt skipping counter Timer buffer transfer set register Timer dead time enable register Timer output level buffer register Timer buffer operation transfer mode register_3 Timer buffer operation transfer mode register_4 Timer A/D converter start request control register Timer A/D converter start request cycle set register A_4 Timer A/D converter start request cycle set register B_4 Timer A/D converter start request cycle set buffer register A_4 Timer A/D converter start request cycle set buffer register B_4 Timer waveform control register Timer start register Timer synchronous register Timer counter synchronous start register Timer read/write enable register Timer control register_0 Timer mode register_0 Timer I/O control register H_0 Timer I/O control register L_0 Timer interrupt enable register_0 Timer status register_0 TRWER TCR_0 TMDR_0 TIORH_0 TIORL_0 TIER_0 TSR_0 8 8 8 8 8 8 8 H'FFFFC284 H'FFFFC300 H'FFFFC301 H'FFFFC302 H'FFFFC303 H'FFFFC304 H'FFFFC305 8 8, 16, 32 8 8, 16 8 8, 16, 32 8 TWCR TSTR TSYR TCSYSTR 8 8 8 8 H'FFFFC260 H'FFFFC280 H'FFFFC281 H'FFFFC282 8 8, 16 8 8 TADCOBRB_4 16 H'FFFFC24A 16 TADCOBRA_4 16 H'FFFFC248 16, 32 TADCORB_4 16 H'FFFFC246 16 TADCORA_4 16 H'FFFFC244 16, 32 TADCR 16 H'FFFFC240 16 TBTM_4 8 H'FFFFC239 8 Abbreviation TSR_3 TSR_4 TITCR TITCNT TBTER TDER TOLBR TBTM_3 Bits 8 8 8 8 8 8 8 8 Address Module Access Size 8, 16 8 8, 16 8 8 8 8 8, 16 Connected www..com MP (reference clock) B: 2 W: 2 L: 4 No. of Access Cycles Bus Width 16 bits H'FFFFC22C MTU2 H'FFFFC22D H'FFFFC230 H'FFFFC231 H'FFFFC232 H'FFFFC234 H'FFFFC236 H'FFFFC238 Rev. 2.00 Sep. 10, 2008 Page 1010 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Timer counter_0 Timer general register A_0 Timer general register B_0 Timer general register C_0 Timer general register D_0 Timer general register E_0 Timer general register F_0 Timer interrupt enable register 2_0 Timer status register 2_0 Timer buffer operation transfer mode register_0 Timer control register_1 Timer mode register_1 Timer I/O control register_1 Timer interrupt enable register_1 Timer status register_1 Timer counter_1 Timer general register A_1 Timer general register B_1 Timer input capture control register Timer control register_2 Timer mode register_2 Timer I/O control register_2 Timer interrupt enable register_2 Timer status register_2 Timer counter_2 Timer general register A_2 Timer general register B_2 TSR_2 TCNT_2 TGRA_2 TGRB_2 8 16 16 16 H'FFFFC405 H'FFFFC406 H'FFFFC408 H'FFFFC40A 8 16 16, 32 16 TCR_2 TMDR_2 TIOR_2 TIER_2 8 8 8 8 H'FFFFC400 H'FFFFC401 H'FFFFC402 H'FFFFC404 8, 16 8 8 8, 16, 32 TSR_1 TCNT_1 TGRA_1 TGRB_1 TICCR 8 16 16 16 8 H'FFFFC385 H'FFFFC386 H'FFFFC388 H'FFFFC38A H'FFFFC390 8 16 16, 32 16 8 TCR_1 TMDR_1 TIOR_1 TIER_1 8 8 8 8 H'FFFFC380 H'FFFFC381 H'FFFFC382 H'FFFFC384 8, 16 8 8 8, 16, 32 TSR2_0 TBTM_0 8 8 H'FFFFC325 H'FFFFC326 8 8 Abbreviation TCNT_0 TGRA_0 TGRB_0 TGRC_0 TGRD_0 TGRE_0 TGRF_0 TIER2_0 Bits 16 16 16 16 16 16 16 8 Address Module Access Size 16 16, 32 16 16, 32 16 16, 32 16 8, 16 No. of Access Cycles MP (reference clock) B: 2 W: 2 L: 4 Connected www..com Bus Width 16 bits H'FFFFC306 MTU2 H'FFFFC308 H'FFFFC30A H'FFFFC30C H'FFFFC30E H'FFFFC320 H'FFFFC322 H'FFFFC324 Rev. 2.00 Sep. 10, 2008 Page 1011 of 1130 REJ09B0402-0200 Section 25 List of Registers Connected Register Name Timer counter U_5 Timer general register U_5 Timer control register U_5 Timer I/O control register U_5 Timer counter V_5 Timer general register V_5 Timer control register V_5 Timer I/O control register V_5 Timer counter W_5 Timer general register W_5 Timer control register W_5 Timer I/O control register W_5 Timer status register_5 Timer interrupt enable register_5 Timer start register_5 Timer compare match clear register Timer control register_3S Timer control register_4S Timer mode register_3S Timer mode register_4S Timer I/O control register H_3S Timer I/O control register L_3S Timer I/O control register H_4S Timer I/O control register L_4S TCR_3S TCR_4S TMDR_3S TMDR_4S TIORH_3S TIORL_3S TIORH_4S TIORL_4S 8 8 8 8 8 8 8 8 8 8 8 H'FFFFC600 H'FFFFC601 H'FFFFC602 H'FFFFC603 H'FFFFC604 H'FFFFC605 H'FFFFC606 H'FFFFC607 H'FFFFC608 H'FFFFC609 H'FFFFC60A 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 8 Abbreviation TCNTU_5 TGRU_5 TCU_5 TIORU_5 TCNTV_5 TGRV_5 TCRV_5 TIORV_5 TCNTW_5 TGRW_5 TCRW_5 TIORW_5 TSR_5 TIER_5 TSTR_5 TCNTCMPCLR No. of Bits Address 16 16 8 8 16 16 8 8 16 16 8 8 8 8 8 8 H'FFFFC480 H'FFFFC482 H'FFFFC484 H'FFFFC486 H'FFFFC490 H'FFFFC492 H'FFFFC494 H'FFFFC496 H'FFFFC4A0 H'FFFFC4A2 H'FFFFC4A4 H'FFFFC4A6 H'FFFFC4B0 H'FFFFC4B2 H'FFFFC4B4 H'FFFFC4B6 Module MTU2 Access Size No. of Access Cycles 16, 32 16 8 8 16, 32 16 8 8 16, 32 16 8 8 8 8 8 8 MP (reference clock) B: 2 W: 2 L: 4 www..com Bus Width 16 bits Timer interrupt enable register_3S TIER_3S Timer interrupt enable register_4S TIER_4S Timer output master enable register S Timer gate control register S Timer output control register 1S TGCRS TOCR1S TOERS 8 8 H'FFFFC60D H'FFFFC60E 8 8, 16 Rev. 2.00 Sep. 10, 2008 Page 1012 of 1130 REJ09B0402-0200 Section 25 List of Registers Connected Register Name Timer output control register 2S Timer counter_3S Timer counter_4S Timer cycle data register S Timer dead time data register S Timer general register A_3S Timer general register B_3S Timer general register A_4S Timer general register B_4S Timer sub-counter S Timer cycle buffer register S Timer general register C_3S Timer general register D_3S Timer general register C_4S Timer general register D_4S Timer status register_3S Timer status register_4S Timer interrupt skipping set register S Timer interrupt skipping counter S TITCNTS 8 8 8 8 8 H'FFFFC631 H'FFFFC632 H'FFFFC634 H'FFFFC636 H'FFFFC638 8 8 8 8 8, 16 Abbreviation TOCR2S TCNT_3S TCNT_4S TCDRS TDDRS TGRA_3S TGRB_3S TGRA_4S TGRB_4S TCNTSS TCBRS TGRC_3S TGRD_3S TGRC_4S TGRD_4S TSR_3S TSR_4S TITCRS No. of Bits Address 8 16 16 16 16 16 16 16 16 16 16 16 16 16 16 8 8 8 H'FFFFC60F H'FFFFC610 H'FFFFC612 H'FFFFC614 H'FFFFC616 H'FFFFC618 H'FFFFC61A H'FFFFC61C H'FFFFC61E H'FFFFC620 H'FFFFC622 H'FFFFC624 H'FFFFC626 H'FFFFC628 H'FFFFC62A H'FFFFC62C H'FFFFC62D H'FFFFC630 Module MTU2S Access Size No. of Access Cycles 8 16, 32 16 16, 32 16 16, 32 16 16, 32 16 16, 32 16 16, 32 16 16, 32 16 8, 16 8 8, 16 MI (reference clock) B: 2 W: 2 L: 4 www..com Bus Width 16 bits Timer buffer transfer set register S TBTERS Timer dead time enable register S TDERS Timer output level buffer register S TOLBRS Timer buffer operation transfer mode register_3S Timer buffer operation transfer mode register_4S Timer A/D converter start request control register S Timer A/D converter start request cycle set register A_4S TADCORA_4 S TADCRS TBTM_4S TBTM_3S 8 H'FFFFC639 8 16 H'FFFFC640 16 16 H'FFFFC644 16, 32 Rev. 2.00 Sep. 10, 2008 Page 1013 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Timer A/D converter start request cycle set register B_4S Timer A/D converter start request cycle set buffer register A_4S L: 4 Timer A/D converter start request cycle set buffer register B_4S Timer synchronous clear register S Timer waveform control register S Timer start register S Timer synchronous register S Timer read/write enable register S Timer counter U_5S Timer general register U_5S Timer control register U_5S Timer I/O control register U_5S Timer counter V_5S Timer general register V_5S Timer control register V_5S Timer I/O control register V_5S Timer counter W_5S Timer general register W_5S Timer control register W_5S Timer I/O control register W_5S Timer status register_5S Timer interrupt enable register_5S Timer start register_5S TSYCRS TWCRS TSTRS TSYRS TRWERS TCNTU_5S TGRU_5S TCRU_5S TIORU_5S TCNTV_5S TGRV_5S TCRV_5S TIORV_5S TCNTW_5S TGRW_5S TCRW_5S TIORW_5S TSR_5S TIER_5S TSTR_5S 8 8 8 8 8 16 16 8 8 16 16 8 8 16 16 8 8 8 8 8 H'FFFFC650 H'FFFFC660 H'FFFFC680 H'FFFFC681 H'FFFFC684 H'FFFFC880 H'FFFFC882 H'FFFFC884 H'FFFFC886 H'FFFFC890 H'FFFFC892 H'FFFFC894 H'FFFFC896 H'FFFFC8A0 H'FFFFC8A2 H'FFFFC8A4 H'FFFFC8A6 H'FFFFC8B0 H'FFFFC8B2 H'FFFFC8B4 H'FFFFC8B6 H'FFFFCC00 H'FFFFCC01 H'FFFFCC02 H'FFFFCC04 FLASH 8 8 8, 16 8 8 16, 32 16 8 8 16, 32 16 8 8 16, 32 16 8 8 8 8 8 8 8 8 8 8 P (reference clock) B: 5 TADCOBRB_4S Connected Address H'FFFFC646 Module MTU2S Access Size No. of Access Cycles 16 MI (reference clock) B: 2 Abbreviation TADCORB_4 S TADCOBRA_4S Bits 16 www..com Bus Width 16 bits 16 H'FFFFC648 16, 32 W: 2 16 H'FFFFC64A 16 Timer compare match clear register S TCNTCMPCLRS 8 Flash code control/status register Flash program code select register Flash erase code select register Flash key code register FCCS FPCS FECS FKEY 8 8 8 8 16 bits Rev. 2.00 Sep. 10, 2008 Page 1014 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Flash MAT select register Flash transfer destination address register DTC enable register A DTC enable register B DTC enable register C DTC enable register D DTC enable register E DTC control register DTC vector base register I C bus control register 1 I C bus control register 2 I C bus mode register I C bus interrupt enable register I C bus status register Slave address register I2C bus transmit data register I2C bus receive data register NF2CYC register SS control register H SS control register L SS mode register SS enable register SS status register SS control register 2 SS transmit data register 0 SS transmit data register 1 SS transmit data register 2 SS transmit data register 3 SS receive data register 0 SS receive data register 1 2 2 2 2 2 Connected Address H'FFFFCC05 H'FFFFCC06 Module FLASH Access Size No. of Access Cycles 8 8 P (reference clock) B: 5 Abbreviation FMATS FTDAR Bits 8 8 www..com Bus Width 16 bits DTCERA DTCERB DTCERC DTCERD DTCERE DTCCR DTCVBR ICCR1 ICCR2 ICMR ICIER ICSR SAR ICDRT ICDRR NF2CYC SSCRH SSCRL SSMR SSER SSSR SSCR2 SSTDR0 SSTDR1 SSTDR2 SSTDR3 SSRDR0 SSRDR1 16 16 16 16 16 8 32 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 H'FFFFCC80 H'FFFFCC82 H'FFFFCC84 H'FFFFCC86 H'FFFFCC88 H'FFFFCC90 H'FFFFCC94 H'FFFFCD80 H'FFFFCD81 H'FFFFCD82 H'FFFFCD83 H'FFFFCD84 H'FFFFCD85 H'FFFFCD86 H'FFFFCD87 H'FFFFCD88 H'FFFFCD00 H'FFFFCD01 H'FFFFCD02 H'FFFFCD03 H'FFFFCD04 H'FFFFCD05 H'FFFFCD06 H'FFFFCD07 H'FFFFCD08 H'FFFFCD09 H'FFFFCD0A H'FFFFCD0B DTC 8, 16 8, 16 8, 16 8, 16 8, 16 8 8, 16, 32 P (reference clock) B: 2 W: 2 L: 4 16 bits I C2 2 8 8 8 8 8 8 8 8 8 P reference B: 2 8 bits SSU 8, 16 8 8, 16 8 8, 16 8 8, 16 8 8, 16 P (reference clock) B: 2 W: 2 16 bits SSU 8 8, 16 8 P (reference clock) B: 2 W: 2 16 bits Rev. 2.00 Sep. 10, 2008 Page 1015 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name SS receive data register 2 SS receive data register 3 Abbreviation SSRDR2 SSRDR3 Bits 8 8 Address H'FFFFCD0C H'FFFFCD0D Module SSU Access Size No. of Access Cycles 8, 16 8 P (reference clock) B: 2 W: 2 Compare match timer start register Compare match timer control/status register_0 Compare match counter_0 Compare match constant register_0 Compare match timer control/status register_1 Compare match counter_1 Compare match constant register_1 Input level control/status register 1 Output level control/status register 1 Input level control/status register 2 Output level control/status register 2 Input level control/status register 3 Software port output enable register Port output enable control register 1 Port output enable control register 2 Port A data register L Port A I/O register L Port A control register L4 Port A control register L3 Port A control register L2 Port A control register L1 Port A port register L Port B data register L CMCNT_1 CMCOR_1 ICSR1 OCSR1 ICSR2 OCSR2 ICSR3 SPOER POECR1 POECR2 PADRL PAIORL PACRL4 PACRL3 PACRL2 PACRL1 PAPRL PBDRL 16 16 16 16 16 16 16 8 8 16 16 16 16 16 16 16 16 16 H'FFFFCE0A H'FFFFCE0C H'FFFFD000 H'FFFFD002 H'FFFFD004 H'FFFFD006 H'FFFFD008 H'FFFFD00A H'FFFFD00B H'FFFFD00C H'FFFFD102 H'FFFFD106 H'FFFFD110 H'FFFFD112 H'FFFFD114 H'FFFFD116 H'FFFFD11E H'FFFFD182 I/O I/O PFC POE 8, 16 8, 16, 32 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16 8 8 8, 16 8, 16 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16 8, 16 P (reference clock) B: 2 W: 2 L: 4 P (reference clock) B: 2 W: 2 L: 4 CMCNT_0 CMCOR_0 CMCSR_1 16 16 16 H'FFFFCE04 H'FFFFCE06 H'FFFFCE08 8, 16, 32 8, 16 8, 16, 32 CMSTR CMCSR_0 16 16 H'FFFFCE00 H'FFFFCE02 CMT 8, 16, 32 8, 16 P (reference clock) B: 2 W: 2 L: 4 Connected www..com Bus Width 16 bits 16 bits 16 bits 16 bits Rev. 2.00 Sep. 10, 2008 Page 1016 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Port B I/O register L Port B control register L2 Port B control register L1 Port B port register L Port D data register L Port D I/O register L Port D control register L3 Port D control register L2 Port D control register L1 Port D port register L Port E data register H Port E data register L Port E I/O register H Port E I/O register L Port E control register H2 Port E control register H1 Port E control register L4 Port E control register L3 Port E control register L2 Port E control register L1 Port E port register H Port E port register L IRQOUT function control register Port F data register L A/D control register_0 A/D status register_0 A/D start trigger select register_0 A/D analog input channel select register_0 A/D data register 0 A/D data register 1 A/D data register 2 ADDR0 ADDR1 ADDR2 16 16 16 H'FFFFD440 H'FFFFD442 H'FFFFD444 16 16 16 Abbreviation PBIORL PBCRL2 PBCRL1 PBPRL PDDRL PDIORL PDCRL3 PDCRL2 PDCRL1 PDPRL PEDRH PEDRL PEIORH PEIORL PECRH2 PECRH1 PECRL4 PECRL3 PECRL2 PECRL1 PEPRH PEPRL IFCR PFDRL ADCR_0 ADSR_0 ADSTRGR_0 ADANSR_0 Bits 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 8 8 8 8 Address Module Access Size 8, 16 8, 16, 32 8, 16 8, 16 8, 16 8, 16 8, 16 8, 16, 32 8, 16 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16, 32 8, 16 8, 16 8, 16 8 8 8 8 P (reference clock) B: 2 W: 2 No. of Access Cycles P (reference clock) B: 2 W: 2 L: 4 Connected www..com Bus Width 16 bits H'FFFFD186 PFC H'FFFFD194 H'FFFFD196 H'FFFFD19E I/O H'FFFFD282 H'FFFFD286 PFC H'FFFFD292 H'FFFFD294 H'FFFFD296 H'FFFFD29E I/O H'FFFFD300 H'FFFFD302 H'FFFFD304 PFC H'FFFFD306 H'FFFFD30C H'FFFFD30E H'FFFFD310 H'FFFFD312 H'FFFFD314 H'FFFFD316 H'FFFFD31C I/O H'FFFFD31E H'FFFFD322 PFC H'FFFFD382 I/O H'FFFFD400 A/D H'FFFFD402 (Channel 0) H'FFFFD41C H'FFFFD420 16 bits Rev. 2.00 Sep. 10, 2008 Page 1017 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name A/D data register 3 A/D data register 4 A/D data register 5 A/D data register 6 A/D data register 7 A/D control register_1 A/D status register_1 A/D start trigger select register_1 A/D analog input channel select register_1 A/D data register 8 A/D data register 9 A/D data register 10 A/D data register 11 A/D data register 12 A/D data register 13 A/D data register 14 A/D data register 15 Master control register_0 General status register_0 Bit configuration register 1_0 Bit configuration register 0_0 Interrupt request register_0 Interrupt mask register_0 Transmit error counter/ Receive error counter Transmit wait register 1, transmit wait register 0 Transmit cancel register 0 Transmit acknowledge register 0 Abort acknowledge register 0 Receive end register 0 Remote frame request register 0 TXPR1_0, TXPR0_0 TXCR0_0 TXACK0_0 ABACK0_0 RXPR0_0 RFPR0_0 16 16 16 16 16 H'FFFFD82A H'FFFFD832 H'FFFFD83A H'FFFFD842 H'FFFFD84A 32 H'FFFFD820 ADDR8 ADDR9 ADDR10 ADDR11 ADDR12 ADDR13 ADDR14 ADDR15 MCR GSR BCR1 BCR0 IRR IMR_0 16 16 16 16 16 16 16 16 16 16 16 16 16 16 H'FFFFD640 H'FFFFD642 H'FFFFD644 H'FFFFD646 H'FFFFD648 H'FFFFD64A H'FFFFD64C H'FFFFD64E H'FFFFD800 H'FFFFD802 H'FFFFD804 H'FFFFD806 H'FFFFD808 H'FFFFD80A H'FFFFD80C RCAN-ET Abbreviation ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADCR_1 ADSR_1 ADSTRGR_1 ADANSR_1 Bits 16 16 16 16 16 8 8 8 8 Address H'FFFFD446 H'FFFFD448 H'FFFFD44A H'FFFFD44C H'FFFFD44E H'FFFFD600 H'FFFFD602 H'FFFFD61C H'FFFFD620 A/D (Channel 1) Module A/D (Channel 0) Access Size 16 16 16 16 16 8 8 8 8 P (reference clock) B: 2 W: 2 No. of Access Cycles Connected Bus Width 16 bits www..com P (reference clock) B: 2 W: 2 16 bits 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 P (reference clock) B: 2 W: 2 L: 4 16 bits TEC_0/REC_0 16 32 16 16 16 16 16 Rev. 2.00 Sep. 10, 2008 Page 1018 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Mailbox interrupt mask register 0 Unread message status register 0 L: 4 MB[0]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[1]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 16 8 8 8 8 8 8 8 8 8 8 H'FFFFD900 H'FFFFD902 H'FFFFD904 H'FFFFD906 H'FFFFD908 H'FFFFD909 H'FFFFD90A H'FFFFD90B H'FFFFD90C H'FFFFD90D H'FFFFD90E H'FFFFD90F H'FFFFD910 H'FFFFD911 H'FFFFD920 H'FFFFD922 H'FFFFD924 H'FFFFD926 H'FFFFD928 H'FFFFD929 H'FFFFD92A H'FFFFD92B H'FFFFD92C H'FFFFD92D H'FFFFD92E H'FFFFD92F H'FFFFD930 H'FFFFD931 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 UMSR0 16 H'FFFFD85A 16 Abbreviation Bits MBIMR0 16 Address H'FFFFD852 Module RCAN-ET Access Size 16 No. of Access Cycles P (reference clock) B: 2 W: 2 Connected www..com Bus Width 16 bits Rev. 2.00 Sep. 10, 2008 Page 1019 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name MB[2]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[3]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[4]. CONTROL0H CONTROL0L LAFMH Abbreviation Bits 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 Address H'FFFFD940 H'FFFFD942 H'FFFFD944 H'FFFFD946 H'FFFFD948 H'FFFFD949 H'FFFFD94A H'FFFFD94B H'FFFFD94C H'FFFFD94D H'FFFFD94E H'FFFFD94F H'FFFFD950 H'FFFFD951 H'FFFFD960 H'FFFFD962 H'FFFFD964 H'FFFFD966 H'FFFFD968 H'FFFFD969 H'FFFFD96A H'FFFFD96B H'FFFFD96C H'FFFFD96D H'FFFFD96E H'FFFFD96F H'FFFFD970 H'FFFFD971 H'FFFFD980 H'FFFFD982 H'FFFFD984 Module RCAN-ET Access Size 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 No. of Access Cycles P (reference clock) B: 2 W: 2 L: 4 Connected www..com Bus Width 16 bits Rev. 2.00 Sep. 10, 2008 Page 1020 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name MB[4]. LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[5]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[6]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] Abbreviation Bits 16 8 8 8 8 8 8 8 8 8 8 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 16 8 8 Address H'FFFFD986 H'FFFFD988 H'FFFFD989 H'FFFFD98A H'FFFFD98B H'FFFFD98C H'FFFFD98D H'FFFFD98E H'FFFFD98F H'FFFFD990 H'FFFFD991 H'FFFFD9A0 H'FFFFD9A2 H'FFFFD9A4 H'FFFFD9A6 H'FFFFD9A8 H'FFFFD9A9 H'FFFFD9AA H'FFFFD9AB H'FFFFD9AC H'FFFFD9AD H'FFFFD9AE H'FFFFD9AF H'FFFFD9B0 H'FFFFD9B1 H'FFFFD9C0 H'FFFFD9C2 H'FFFFD9C4 H'FFFFD9C6 H'FFFFD9C8 H'FFFFD9C9 Module RCAN-ET Access Size 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 No. of Access Cycles P (reference clock) B: 2 W: 2 L: 4 Connected www..com Bus Width 16 bits Rev. 2.00 Sep. 10, 2008 Page 1021 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name MB[6]. MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[7]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[8]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] Abbreviation Bits 8 8 8 8 8 8 8 8 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 16 8 8 8 8 8 Address H'FFFFD9CA H'FFFFD9CB H'FFFFD9CC H'FFFFD9CD H'FFFFD9CE H'FFFFD9CF H'FFFFD9D0 H'FFFFD9D1 H'FFFFD9E0 H'FFFFD9E2 H'FFFFD9E4 H'FFFFD9E6 H'FFFFD9E8 H'FFFFD9E9 H'FFFFD9EA H'FFFFD9EB H'FFFFD9EC H'FFFFD9ED H'FFFFD9EE H'FFFFD9EF H'FFFFD9F0 H'FFFFD9F1 H'FFFFDA00 H'FFFFDA02 H'FFFFDA04 H'FFFFDA06 H'FFFFDA08 H'FFFFDA09 H'FFFFDA0A H'FFFFDA0B H'FFFFDA0C Module RCAN-ET (channel 0) Access Size 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 No. of Access Cycles P (reference clock) B: 2 W: 2 L: 4 Connected www..com Bus Width 16 bits Rev. 2.00 Sep. 10, 2008 Page 1022 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name MB[8]. MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[9]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[10]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] Abbreviation Bits 8 8 8 8 8 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 16 8 8 8 8 8 8 8 8 Address H'FFFFDA0D H'FFFFDA0E H'FFFFDA0F H'FFFFDA10 H'FFFFDA11 H'FFFFDA20 H'FFFFDA22 H'FFFFDA24 H'FFFFDA26 H'FFFFDA28 H'FFFFDA29 H'FFFFDA2A H'FFFFDA2B H'FFFFDA2C H'FFFFDA2D H'FFFFDA2E H'FFFFDA2F H'FFFFDA30 H'FFFFDA31 H'FFFFDA40 H'FFFFDA42 H'FFFFDA44 H'FFFFDA46 H'FFFFDA48 H'FFFFDA49 H'FFFFDA4A H'FFFFDA4B H'FFFFDA4C H'FFFFDA4D H'FFFFDA4E H'FFFFDA4F Module RCAN-ET (channel 0) Access Size 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 No. of Access Cycles P (reference clock) B: 2 W: 2 L: 4 Connected www..com Bus Width 16 bits Rev. 2.00 Sep. 10, 2008 Page 1023 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name MB[10]. CONTROL1H CONTROL1L MB[11]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[12]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L Abbreviation Bits 8 8 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 16 8 8 8 8 8 8 8 8 8 8 Address H'FFFFDA50 H'FFFFDA51 H'FFFFDA60 H'FFFFDA62 H'FFFFDA64 H'FFFFDA66 H'FFFFDA68 H'FFFFDA69 H'FFFFDA6A H'FFFFDA6B H'FFFFDA6C H'FFFFDA6D H'FFFFDA6E H'FFFFDA6F H'FFFFDA70 H'FFFFDA71 H'FFFFDA80 H'FFFFDA82 H'FFFFDA84 H'FFFFDA86 H'FFFFDA88 H'FFFFDA89 H'FFFFDA8A H'FFFFDA8B H'FFFFDA8C H'FFFFDA8D H'FFFFDA8E H'FFFFDA8F H'FFFFDA90 H'FFFFDA91 Module RCAN-ET (channel 0) Access Size 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 No. of Access Cycles Connected Bus Width 16 bits www..com P (reference clock) B: 2 W: 2 L: 4 Rev. 2.00 Sep. 10, 2008 Page 1024 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name MB[13]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[14]. CONTROL0H CONTROL0L LAFMH LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L MB[15]. CONTROL0H CONTROL0L LAFMH Abbreviation Bits 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 16 8 8 8 8 8 8 8 8 8 8 16 16 16 Address H'FFFFDAA0 H'FFFFDAA2 H'FFFFDAA4 H'FFFFDAA6 H'FFFFDAA8 H'FFFFDAA9 H'FFFFDAAA H'FFFFDAAB H'FFFFDAAC H'FFFFDAAD H'FFFFDAAE H'FFFFDAAF H'FFFFDAB0 H'FFFFDAB1 H'FFFFDAC0 H'FFFFDAC2 H'FFFFDAC4 H'FFFFDAC6 H'FFFFDAC8 H'FFFFDAC9 H'FFFFDACA H'FFFFDACB H'FFFFDACC H'FFFFDACD H'FFFFDACE H'FFFFDACF H'FFFFDAD0 H'FFFFDAD1 H'FFFFDAE0 H'FFFFDAE2 H'FFFFDAE4 Module RCAN-ET (channel 0) Access Size 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16, 32 16 16, 32 No. of Access Cycles Connected Bus Width 16 bits www..com P (reference clock) B: 2 W: 2 L: 4 Rev. 2.00 Sep. 10, 2008 Page 1025 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name MB[15]. LAFML MSG_DATA[0] MSG_DATA[1] MSG_DATA[2] MSG_DATA[3] MSG_DATA[4] MSG_DATA[5] MSG_DATA[6] MSG_DATA[7] CONTROL1H CONTROL1L Frequency control register Abbreviation FRQCR Bits 16 8 8 8 8 8 8 8 8 8 8 16 Address H'FFFFDAE6 H'FFFFDAE8 H'FFFFDAE9 H'FFFFDAEA H'FFFFDAEB H'FFFFDAEC H'FFFFDAED H'FFFFDAEE H'FFFFDAEF H'FFFFDAF0 H'FFFFDAF1 H'FFFFE800 CPG Module RCAN-ET (channel 0) Access Size 16 8, 16, 32 8 8, 16 8 8, 16, 32 8 8, 16 8 8, 16 8 16 P (reference clock) W: 2 Standby control register 1 Standby control register 2 Standby control register 3 Standby control register 4 Standby control register 5 Standby control register 6 Watchdog timer counter Watchdog timer control/status register Oscillation stop detection control register RAM control register RAMCR 8 H'FFFFE880 Power-down modes Bus function extending register BSCEHR 16 H'FFFFE89A BSC 8, 16 8 OSCCR 8 H'FFFFE814 CPG 8 STBCR1 STBCR2 STBCR3 STBCR4 STBCR5 STBCR6 WTCNT WTCSR 8 8 8 8 8 8 8 8 H'FFFFE802 H'FFFFE804 H'FFFFE806 H'FFFFE808 H'FFFFE80A H'FFFFE80C H'FFFFE810 H'FFFFE812 WDT Power-down modes 8 8 8 8 8 8 8*2, 16*3 8* , 16* 2 3 Connected www..com P (reference clock) B: 2 W: 2 L: 4 No. of Access Cycles Bus Width 16 bits 16 bits P (reference clock) B: 2 16 bits P (reference clock) B: 2* 2 16 bits W: 2*3 P (reference clock) B: 2 P (reference clock) B: 2 P (reference clock) B: 2 W: 2 16 bits 16 bits 16 bits Rev. 2.00 Sep. 10, 2008 Page 1026 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Interrupt control register 0 IRQ control register IRQ status register Interrupt priority register A Interrupt priority register D Interrupt priority register E Interrupt priority register F Interrupt priority register H Interrupt priority register I Interrupt priority register J Interrupt priority register K Interrupt priority register L Interrupt priority register M Common control register CS0 space bus control register CS1 space bus control register CS0 space wait control register CS1 space wait control register RAM emulation register Abbreviation ICR0 IRQCR IRQSR IPRA IPRD IPRE IPRF IPRH IPRI IPRJ IPRK IPRL IPRM CMNCR CS0BCR CS1BCR CS0WCR CS1WCR RAMER Bits 16 16 16 16 16 16 16 16 16 16 16 16 16 32 32 32 32 32 16 Address H'FFFFE900 H'FFFFE902 H'FFFFE904 H'FFFFE906 H'FFFFE982 H'FFFFE984 H'FFFFE986 H'FFFFE98A H'FFFFE98C H'FFFFE98E H'FFFFE990 H'FFFFE992 H'FFFFE994 H'FFFFF000 H'FFFFF004 H'FFFFF008 H'FFFFF028 H'FFFFF02C H'FFFFF108 FLASH BSC Module INTC Access Size 8, 16 8, 16 8, 16 8, 16 16 16 16 16 16 16 16 16 16 32 32 32 32 32 16 B (reference clock) W: 2 Break address register A Break address mask register A Break bus cycle register A Break data register A Break data mask register A Break address register B Break address mask register B Break bus cycle register B Break data register B Break data mask register B BARA BAMRA BBRA BDRA BDMRA BARB BAMRB BBRB BDRB BDMRB 32 32 16 32 32 32 32 16 32 32 H'FFFFF300 H'FFFFF304 H'FFFFF308 H'FFFFF310 H'FFFFF314 H'FFFFF320 H'FFFFF324 H'FFFFF328 H'FFFFF330 H'FFFFF334 UBC 32 32 16 32 32 32 32 16 32 32 B (reference clock) B: 2 W: 2 L: 2 B (reference clock) L: 2 No. of Access Cycles P (reference clock) B: 2 W: 2 Connected www..com Bus Width 16 bits 16 bits 16 bits 16 bits Rev. 2.00 Sep. 10, 2008 Page 1027 of 1130 REJ09B0402-0200 Section 25 List of Registers No. of Register Name Break control register Branch source register Branch destination register Execution times break register Abbreviation BRCR BRSR BRDR BETR Bits 32 32 32 16 Address H'FFFFF3C0 H'FFFFF3D0 H'FFFFF3D4 H'FFFFF3DC Module UBC Access Size 32 32 32 16 No. of Access Cycles I (reference clock) B: 2 W: 2 L: 2 Connected www..com Bus Width 16 bits Rev. 2.00 Sep. 10, 2008 Page 1028 of 1130 REJ09B0402-0200 Section 25 List of Registers 25.2 Register Bit List www..com Addresses and bit names of each on-chip peripheral module are shown below. As for 16-bit or 32-bit registers, they are shown in two or four rows. Register Abbreviation SCSMR_0 SCBRR_0 SCSCR_0 SCTDR_0 SCSSR_0 SCRDR_0 SCSDCR_0 SCSPTR_0 SCSMR_1 SCBRR_1 SCSCR_1 SCTDR_1 SCSSR_1 SCRDR_1 SCSDCR_1 SCSPTR_1 SCSMR_2 SCBRR_2 SCSCR_2 SCTDR_2 SCSSR_2 SCRDR_2 SCSDCR_2 SCSPTR_2 EIO DIR SPB1IO SPB1DT SPB0IO SPB0DT TDRE RDRF ORER FER PER TEND MPB MPBT TIE RIE TE RE MPIE TEIE CKE[1:0] EIO C/A CHR PE O/E DIR SPB1IO STOP SPB1DT MP SPB0IO SPB0DT SCI (Channel 2) TDRE RDRF ORER FER PER TEND MPB MPBT TIE RIE TE RE MPIE TEIE CKE[1:0] EIO C/A CHR PE O/E DIR SPB1IO STOP SPB1DT MP SPB0IO SPB0DT SCI (Channel 1) TDRE RDRF ORER FER PER TEND MPB MPBT TIE RIE TE RE MPIE TEIE CKE[1:0] Bit 31/23/15/7 C/A Bit 30/22/14/6 CHR Bit 29/21/13/5 PE Bit 28/20/12/4 O/E Bit 27/19/11/3 STOP Bit 26/18/10/2 MP Bit 25/17/9/1 Bit 24/16/8/0 Module SCI (Channel 0) CKS[1:0] CKS[1:0] CKS[1:0] Rev. 2.00 Sep. 10, 2008 Page 1029 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TCR_3 TCR_4 TMDR_3 TMDR_4 TIORH_3 TIORL_3 TIORH_4 TIORL_4 TIER_3 TIER_4 TOER TGCR TOCR1 TOCR2 TCNT_3 Bit 31/23/15/7 Bit 30/22/14/6 CCLR[2:0] CCLR[2:0] Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com TPSC[2:0] TPSC[2:0] MTU2 CKEG[1:0] CKEG[1:0] BFB BFB BFA BFA MD[3:0] MD[3:0] IOA[3:0] IOC[3:0] IOA[3:0] IOC[3:0] IOB[3:0] IOD[3:0] IOB[3:0] IOD[3:0] TTGE TTGE BF[1:0] TTGE2 BDC PSYE OE4D N OLS3N TCIEV TCIEV OE4C P OLS3P TGIED TGIED OE3D FB TOCL OLS2N TGIEC TGIEC OE4B WF TOCS OLS2P TGIEB TGIEB OE4A VF OLSN OLS1N TGIEA TGIEA OE3B UF OLSP OLS1P TCNT_4 TCDR TDDR TGRA_3 TGRB_3 TGRA_4 TGRB_4 Rev. 2.00 Sep. 10, 2008 Page 1030 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TCNTS Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com MTU2 TCBR TGRC_3 TGRD_3 TGRC_4 TGRD_4 TSR_3 TSR_4 TITCR TITCNT TBTER TDER TOLBR TBTM_3 TBTM_4 TADCR TCFD TCFD T3AEN BF[1:0] UT4AE 3ACOR[2:0] 3ACNT[2:0] TCFV TCFV TGFD TGFD T4VEN TGFC TGFC TGFB TGFB 4VCOR[2:0] 4VCNT[2:0] TGFA TGFA OLS3N UT4BE OLS3P DT4BE OLS2N ITA3AE OLS2P ITA4VE BTE[1:0] TDER OLS1P TTSA TTSA ITB4VE OLS1N TTSB TTSB ITB3AE DT4AE TADCORA_4 TADCORB_4 TADCOBRA_4 TADCOBRB_4 Rev. 2.00 Sep. 10, 2008 Page 1031 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TWCR TSTR TSYR TCSYSTR TRWER TCR_0 TMDR_0 TIORH_0 TIORL_0 TIER_0 TSR_0 TCNT_0 Bit 31/23/15/7 CCE CST4 SYNC4 SCH0 Bit 30/22/14/6 CST3 SYNC3 SCH1 CCLR[2:0] BFE Bit 29/21/13/5 SCH2 Bit 28/20/12/4 SCH3 Bit 27/19/11/3 SCH4 CKEG[1:0] Bit 26/18/10/2 CST2 SYNC2 Bit 25/17/9/1 CST1 SYNC1 SCH3S TPSC[2:0] MD[3:0] IOA[3:0] IOC[3:0] Bit 24/16/8/0 WRE CST0 SYNC0 SCH4S RWE Module MTU2 www..com BFB IOB[3:0] IOD[3:0] BFA TTGE TCIEV TCFV TGIED TGFD TGIEC TGFC TGIEB TGFB TGIEA TGFA TGRA_0 TGRB_0 TGRC_0 TGRD_0 TGRE_0 TGRF_0 TIER2_0 TSR2_0 TBTM_0 TCR_1 TMDR_1 TIOR_1 TTGE2 CCLR[1:0] IOB[3:0] CKEG[1:0] TTSE TGIEF TGFF TTSB TPSC[2:0] MD[3:0] IOA[3:0] TGIEE TGFE TTSA Rev. 2.00 Sep. 10, 2008 Page 1032 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TIER_1 TSR_1 TCNT_1 Bit 31/23/15/7 TTGE TCFD Bit 30/22/14/6 Bit 29/21/13/5 TCIEU TCFU Bit 28/20/12/4 TCIEV TCFV Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module MTU2 www..com TGIEB TGFB TGIEA TGFA TGRA_1 TGRB_1 TICCR TCR_2 TMDR_2 TIOR_2 TIER_2 TSR_2 TCNT_2 CCLR[1:0] IOB[3:0] I2BE CKEG[1:0] I2AE I1BE TPSC[2:0] MD[3:0] IOA[3:0] I1AE TTGE TCFD TCIEU TCFU TCIEV TCFV TGIEB TGFB TGIEA TGFA TGRA_2 TGRB_2 TCNTU_5 TGRU_5 TCRU_5 TIORU_5 TCNTV_5 -- -- -- -- -- -- -- -- -- IOC[4:0] TPSC[1:0] TGRV_5 TCRV_5 -- -- -- -- -- -- TPSC[1:0] Rev. 2.00 Sep. 10, 2008 Page 1033 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TIORV_5 TCNTW_5 Bit 31/23/15/7 -- Bit 30/22/14/6 -- Bit 29/21/13/5 -- Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 IOC[4:0] Bit 25/17/9/1 Bit 24/16/8/0 Module www..com MTU2 TGRW_5 TCRW_5 TIORW_5 TSR_5 TIER_5 TSTR_5 TCNTCMPCLR TCR_3S TCR_4S TMDR_3S TMDR_4S TIORH_3S TIORL_3S TIORH_4S TIORL_4S TIER_3S TIER_4S TOERS TGCRS TOCR1S TOCR2S TCNT_3S -- -- -- -- -- -- -- -- -- -- -- -- CCLR[2:0] CCLR[2:0] -- -- -- -- -- -- -- -- -- IOC[4:0] TPSC[1:0] -- -- -- -- CKEG[1:0] CKEG[1:0] -- -- -- -- CMFU5 TGIE5U CSTU5 CMPCLR5U CMFV5 TGIE5V CSTV5 CMPCLR5V CMFW5 TGIE5W CSTW5 CMPCLR5W TPSC[2:0] TPSC[2:0] MD[3:0] MD[3:0] IOA[3:0] IOC[3:0] IOA[3:0] IOC[3:0] MTU2S IOB[3:0] IOD[3:0] IOB[3:0] IOD[3:0] BFB BFB BFA BFA TTGE TTGE BF[1:0] TTGE2 BDC PSYE OE4D N OLS3N TCIEV TCIEV OE4C P OLS3P TGIED TGIED OE3D FB TOCL OLS2N TGIEC TGIEC OE4B WF TOCS OLS2P TGIEB TGIEB OE4A VF OLSN OLS1N TGIEA TGIEA OE3B UF OLSP OLS1P TCNT_4S TCDRS Rev. 2.00 Sep. 10, 2008 Page 1034 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TDDRS Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com MTU2S TGRA_3S TGRB_3S TGRA_4S TGRB_4S TCNTSS TCBRS TGRC_3S TGRD_3S TGRC_4S TGRD_4S TSR_3S TSR_4S TITCRS TITCNTS TBTERS TDERS TOLBRS TBTM_3S TCFD TCFD T3AEN 3ACOR[2:0] 3ACNT[2:0] TCFV TCFV TGFD TGFD T4VEN TGFC TGFC TGFB TGFB 4VCOR[2:0] 4VCNT[2:0] TGFA TGFA OLS3N OLS3P OLS2N OLS2P BTE[1:0] TDER OLS1P TTSA OLS1N TTSB Rev. 2.00 Sep. 10, 2008 Page 1035 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TBTM_4S TADCRS Bit 31/23/15/7 Bit 30/22/14/6 BF[1:0] Bit 29/21/13/5 UT4BE Bit 28/20/12/4 DT4BE Bit 27/19/11/3 ITA3AE Bit 26/18/10/2 ITA4VE Bit 25/17/9/1 TTSB ITB3AE Bit 24/16/8/0 Module MTU2S www..com TTSA ITB4VE UT4AE TADCORA_4S DT4AE TADCORB_4S TADCOBRA_4S TADCOBRB_4S TSYCRS TWCRS TSTRS TSYRS TRWERS TCNTU_5S CE0A CCE CST4 SYNC4 CE0B CST3 SYNC3 CE0C CE0D CE1A CE1B CST2 SYNC2 CE2A SCC CST1 SYNC1 CE2B WRE CST0 SYNC0 RWE TGRU_5S TCRU_5S TIORU_5S TCNTV_5S IOC[4:0] TPSC[1:0] TGRV_5S TCRV_5S TIORV_5S TCNTW_5S IOC[4:0] TPSC[1:0] Rev. 2.00 Sep. 10, 2008 Page 1036 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TGRW_5S Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com MTU2S TCRW_5S TIORW_5S TSR_5S TIER_5S TSTR_5S TCNTCMPCLRS FCCS FPCS FECS FKEY FMATS FTDAR DTCERA FWE MAT IOC[4:0] TPSC[1:0] FLER K[7:0] CMFU5 TGIE5U CSTU5 CMPCLR5U CMFV5 TGIE5V CSTV5 CMPCLR5V CMFW5 TGIE5W CSTW5 CMPCLR5W SCO PPVS EPVB FLASH MS7 TDER MS6 MS5 MS4 MS3 TDA[6:0] MS2 MS1 MS0 DTCERA15 DTCERA14 DTCERA13 DTCERA12 DTCERB9 DTCERB1 DTCERC1 DTCERD9 DTCERD1 DTCERB8 DTCERB0 DTCERC0 DTCERD8 ERR DTC DTCERB DTCERB15 DTCERB14 DTCERB13 DTCERB12 DTCERB11 DTCERB10 DTCERB7 DTCERB6 DTCERB5 DTCERB4 DTCERB3 DTCERC3 DTCERB2 DTCERC2 DTCERC DTCERC15 DTCERE14 DTCERE13 DTCERE12 DTCERD DTCERD15 DTCERD14 DTCERD13 DTCERD12 DTCERD11 DTCERD10 DTCERD7 DTCERD6 DTCERD2 DTCERE DTCERE15 DTCERE14 DTCERE13 DTCERE12 DTCERE11 DTCERE10 DTCERE7 DTCERE6 DTCERE5 DTCERE4 RRS DTCERE3 RCHNE DTCCR DTCVBR Rev. 2.00 Sep. 10, 2008 Page 1037 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation ICCR1 ICCR2 ICMR ICIER ICSR SAR ICDRT ICDRR NF2CYC SSCRH SSCRL SSMR SSER SSSR SSCR2 SSTDR0 SSTDR1 SSTDR2 SSTDR3 SSRDR0 SSRDR1 SSRDR2 SSRDR3 CMSTR Bit 31/23/15/7 ICE BBSY MLS TIE TDRE Bit 30/22/14/6 RCVD SCP WAIT TEIE TEND Bit 29/21/13/5 MST SDAO -- RIE RDRF Bit 28/20/12/4 TRS SDAOP -- NAKE NACKF SVA[6:0] Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module I2C2 -- www..com IICRST BC[2:0] CKS[3'0] SCLO BCWP STIE STOP ACKE AL/OVE -- ACKBR AAS ACKBT ADZ FS -- MSS FCLRM MLS TE -- BIDE SSUMS CPOS RE ORER -- SRES CPHS -- SOL TENDSTS -- SOLP TEIE TEND SCSATS -- -- NF2CYC CSS[1:0] DATS[1:0] SSU CKS[2:0] TIE TDRE SSODTS RIE RDRF CEIE CE CMIE STR1 CKS[1:0] STR0 CMT CMCSR_0 CMF CMCNT_0 CMCOR_0 Rev. 2.00 Sep. 10, 2008 Page 1038 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation CMCSR_1 Bit 31/23/15/7 CMF Bit 30/22/14/6 CMIE Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 CKS[1:0] Module CMT www..com CMCNT_1 CMCOR_1 ICSR1 POE2F POE6F MTU2P1CZE POE1F POE0F PIE1 POE0M[1:0] POE POE2M[1:0] POE5F POE4F POE1M[1:0] OCSR1 OSF1 OCE1 OIE1 PIE2 ICSR2 POE6M[1:0] MTU2P2CZE POE5M[1:0] MTU2PE3ZE POE4M[1:0] OCE2 POE8E OIE2 PIE3 OCSR2 OSF2 POE8F MTU2P3CZE ICSR3 POE8M[1:0] SPOER POECR1 POECR2 MTU2SHIZ MTU2CH0HIZ MTU2CH34HIZ MTU2PE2ZE MTU2PE1ZE MTU2PE0ZE MTU2SP3CZE PA11DR PA3DR PA11IOR PA3IOR MTU2SP1CZE MTU2SP2CZE PA14DR PA6DR PA14IOR PA6IOR PA15MD2 PA13MD2 PA11MD2 PA9MD2 PA7MD2 PA5MD2 PA13DR PA5DR PA13IOR PA5IOR PA15MD1 PA13MD1 PA11MD1 PA9MD1 PA7MD1 PA5MD1 PA12DR PA4DR PA12IOR PA4IOR PA15MD0 PA13MD0 PA11MD0 PA9MD0 PA7MD0 PA5MD0 PA10DR PA2DR PA10IOR PA2IOR PA14MD2 PA12MD2 PA10MD2 PA8MD2 PA6MD2 PA4MD2 PA9DR PA1DR PA9IOR PA1IOR PA14MD1 PA12MD1 PA10MD1 PA8MD1 PA6MD1 PA4MD1 PA8DR PA0DR PA8IOR PA0IOR PA14MD0 PA12MD0 PA10MD0 PA8MD0 PA6MD0 PA4MD0 PFC I/O PADRL PA15DR PA7DR PAIORL PA15IOR PA7IOR PACRL4 PACRL3 PACRL2 Rev. 2.00 Sep. 10, 2008 Page 1039 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation PACRL1 Bit 31/23/15/7 Bit 30/22/14/6 PA3MD2 PA1MD2 PA14PR PA6PR PB6DR PB6IOR PB7MD2 PB5MD2 PB3MD2 PB1MD2 PB6PR PD6DR PD6IOR PD9MD2 PD7MD2 PD5MD2 PD3MD2 PD1MD2 PD6PR PE14DR PE6DR Bit 29/21/13/5 PA3MD1 PA1MD1 PA13PR PA5PR PB5DR PB5IOR PB7MD1 PB5MD1 PB3MD1 PB1MD1 PB5PR PD5DR PD5IOR PD9MD1 PD7MD1 PD5MD1 PD3MD1 PD1MD1 PD5PR PE21DR PE13DR PE5DR Bit 28/20/12/4 PA3MD0 PA1MD0 PA12PR PA4PR PB4DR PB4IOR PB7MD0 PB5MD0 PB3MD0 PB1MD0 PB4PR PD4DR PD4IOR PD9MD0 PD7MD0 PD5MD0 PD3MD0 PD1MD0 PD4PR PE20DR PE12DR PE4DR Bit 27/19/11/3 PA11PR PA3PR PB3DR PB3IOR PB3PR PD3DR PD3IOR PD3PR PE19DR PE11DR PE3DR Bit 26/18/10/2 PA2MD2 PA0MD2 PA10PR PA2PR PB2DR PB2IOR PB6MD2 PB4MD2 PB2MD2 PB0MD2 PB2PR PD10DR PD2DR PD10IOR PD2IOR PD10MD2 PD8MD2 PD6MD2 PD4MD2 PD2MD2 PD0MD2 PD10PR PD2PR PE18DR PE10DR PE2DR Bit 25/17/9/1 Bit 24/16/8/0 Module www..com PA2MD1 PA0MD1 PA9PR PA1PR PB1DR PB1IOR PB6MD1 PB4MD1 PB2MD1 PB0MD1 PB1PR PD9DR PD1DR PD9IOR PD1IOR PA2MD0 PA0MD0 PA8PR PA0PR PB0DR PB0IOR PB6MD0 PB4MD0 PB2MD0 PB0MD0 PB0PR PD8DR PD0DR PD8IOR PD0IOR PD10MD0 PD8MD0 PD6MD0 PD4MD0 PD2MD0 PD0MD0 PD8PR PD0PR PE16DR PE8DR PE0DR I/O PFC I/O PFC I/O PFC PAPRL PA15PR PA7PR PBDRL PB7DR PBIORL PB7IOR PBCRL2 PBCRL1 PBPRL PB7PR PDDRL PD7DR PDIORL PD7IOR PDCRL3 PD10MD1 PD8MD1 PD6MD1 PD4MD1 PD2MD1 PD0MD1 PD9PR PD1PR PE17DR PE9DR PE1DR PDCRL2 PDCRL1 PDPRL PD7PR PEDRH PEDRL PE15DR PE7DR Rev. 2.00 Sep. 10, 2008 Page 1040 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation PEIORH Bit 31/23/15/7 Bit 30/22/14/6 PE14IOR PE6IOR PE15MD2 PE11MD2 PE9MD2 PE7MD2 PE5MD2 PE3MD2 PE1MD2 PE14PR PE6PR PF14DR PF6DR ADCS STR6 ANS6 Bit 29/21/13/5 PE21IOR PE13IOR PE5IOR PE21MD1 PE19MD1 PE17MD1 PE15MD1 PE13MD1 PE11MD1 PE9MD1 PE7MD1 PE5MD1 PE3MD1 PE1MD1 PE21PR PE13PR PE5PR PF13DR PF5DR ACE STR5 ANS5 Bit 28/20/12/4 PE20IOR PE12IOR PE4IOR PE21MD0 PE19MD0 PE17MD0 PE15MD0 PE13MD0 PE11MD0 PE9MD0 PE7MD0 PE5MD0 PE3MD0 PE1MD0 PE20PR PE12PR PE4PR PF12DR PF4DR ADIE STR4 ANS4 Bit 27/19/11/3 PE19IOR PE11IOR PE3IOR PE19PR PE11PR PE3PR PF11DR PF3DR STR3 ANS3 Bit 26/18/10/2 PE18IOR PE10IOR PE2IOR PE16MD2 PE14MD2 PE12MD2 PE10MD2 PE8MD2 PE6MD2 PE4MD2 PE2MD2 PE18PR PE10PR PE2PR PF10DR PF2DR STR2 ANS2 Bit 25/17/9/1 PE17IOR PE9IOR PE1IOR PE20MD1 PE18MD1 PE16MD1 PE14MD1 PE12MD1 PE10MD1 PE8MD1 PE6MD1 PE4MD1 PE2MD1 PE0MD1 PE17PR PE9PR PE1PR IRQMD1 PF9DR PF1DR TRGE STR1 ANS1 Bit 24/16/8/0 PE16IOR PE8IOR PE0IOR PE20MD0 PE18MD0 PE16MD0 PE14MD0 PE12MD0 PE10MD0 PE8MD0 PE6MD0 PE4MD0 PE2MD0 PE0MD0 PE16PR PE8PR PE0PR IRQMD0 PF8DR PF0DR EXTRG ADF STR0 ANS0 A/D (Channel 0) I/O PFC I/O Module PFC www..com PEIORL PE15IOR PE7IOR PECRH2 PECRH1 PECRL4 PECRL3 PECRL2 PECRL1 PEPRH PEPRL PE15PR PE7PR IFCR PFDRL PF15DR PF7DR ADCR_0 ADSR_0 ADSTRGR_0 ADANSR_0 ADDR0 ADST ANS7 ADD[11:8] ADD[7:0] ADDR1 ADD[7:0] ADD[11:8] Rev. 2.00 Sep. 10, 2008 Page 1041 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation ADDR2 Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com A/D (Channel 0) ADD[11:8] ADD[7:0] ADDR3 ADD[7:0] ADD[11:8] ADDR4 ADD[7:0] ADD[11:8] ADDR5 ADD[7:0] ADD[11:8] ADDR6 ADD[7:0] ADD[11:8] ADDR7 ADD[7:0] ADD[11:8] ADCR_1 ADSR_1 ADSTRGR_1 ADANSR_1 ADDR8 ADST ANS7 ADCS STR6 ANS6 ACE STR5 ANS5 ADIE STR4 ANS4 ADD[7:0] STR3 ANS3 STR2 ANS2 TRGE STR1 ANS1 EXTRG ADF STR0 ANS0 A/D (Channel 1) ADD[11:8] ADDR9 ADD[7:0] ADD[11:8] ADDR10 ADD[7:0] ADD[11:8] ADDR11 ADD[7:0] ADD[11:8] ADDR12 ADD[7:0] ADD[11:8] ADDR13 ADD[7:0] ADD[11:8] ADDR14 ADD[7:0] ADD[11:8] ADDR15 ADD[7:0] ADD[11:8] Rev. 2.00 Sep. 10, 2008 Page 1042 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation MCR Bit 31/23/15/7 MCR15 MCR7 Bit 30/22/14/6 MCR14 MCR6 Bit 29/21/13/5 MCR5 GSR5 TSG1[3:0] Bit 28/20/12/4 GSR4 Bit 27/19/11/3 GSR3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module RCAN-ET MCR0 GSR0 www..com TST[2:0] MCR1 GSR1 TSG2[2:0] MCR2 GSR2 GSR BCR1 BCR0 SJW[1:0] BRP[7:0] BSP IRR IRR7 IRR6 IMR14 IMR6 TEC6 REC6 IRR13 IRR5 IMR13 IMR5 TEC5 REC5 IRR12 IRR4 IMR12 IMR4 TEC4 REC4 IRR3 IMR11 IMR3 TEC3 REC3 IRR2 IMR10 IMR2 TEC2 REC2 IRR9 IRR1 IMR9 IMR1 TEC1 REC1 IRR8 IRR0 IMR8 IMR0 TEC0 REC0 IMR IMR15 IMR7 TEC/REC TEC7 REC7 TXPR1, TXPR 0 TXPR1[15:8] TXPR1[7:0] TXPR0[15:8] TXPR0[7:1] TXCR0_0 TXCR0[15:8] TXCR0[7:1] TXACK0 TXACK0[15:8] TXACK0[7:1] ABACK0 ABACK0[15:8] ABACK0[7:1] RXPR0_0 RXPR0[15:8] RXPR0[7:0] RFPR0 RFPR0[15:8] RFPR0[7:0] MBIMR0 MBIMR0[15:8] MBIMR0[7:0] Rev. 2.00 Sep. 10, 2008 Page 1043 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation UMSR0 Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com RCAN-ET UMSR0[15:8] UMSR0[7:0] MB[0]. CONTROL0H MB[0]. CONTROL0H MB[0]. CONTROL0L MB[0]. LAFMH MB[0]. LAFMH MB[0]. LAFML MB[0]. MSG_DATA[0] MB[0]. MSG_DATA[1] MB[0]. MSG_DATA[2] MB[0]. MSG_DATA[3] MB[0]. MSG_DATA[4] MB[0]. MSG_DATA[5] MB[0]. MSG_DATA[6] MB[0]. MSG_DATA[7] MB[0]. CONTROL1H MB[0]. CONTROL1L IDE RTR STDID[5:0] STDID[10:6] EXTID[17:16] STDID[10:4] RCAN-ET (MCR15 = 1) RCAN-ET STDID[3:0] RTR EXTID[15:8] EXTID[7:0] IDE EXTID[17:16] (MCR15 = 0) RCAN-ET IDE_LAFM STDID_LAFM[5:0] STDID_LAFM[10:6] EXTID_LAFM[17:16] STDID_LAFM[10:4] RCAN-ET (MCR15 = 1) RCAN-ET EXTID_LAFM[17:16] (MCR15 = 0) RCAN-ET STDID_LAFM[3:0] EXTID_LAFM[15:8] EXTID_LAFM[7:0] MSG_DATA_0 IDE_LAFM MSG_DATA_1 MSG_DATA_2 MSG_DATA_3 MSG_DATA_4 MSG_DATA_5 MSG_DATA_6 MSG_DATA_7 NMC MBC[2:0] DLC[3:0] Rev. 2.00 Sep. 10, 2008 Page 1044 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation MB[1] MB[2] MB[3] MB[13] MB[14] MB[15] FRQCR Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com Same bit configuration as MB[0] Same bit configuration as MB[0] Same bit configuration as MB[0] (Repeat) Same bit configuration as MB[0] Same bit configuration as MB[0] Same bit configuration as MB[0] PFC[1:0] IFC[2:0] MIFC[2:0] MSTP6 MSTP22 HIZ MSTP13 MSTP21 MSTP4 MSTP12 MSTP20 MSTP11 MSTP19 MSTP10 BFC[2:0] MPFC[2:0] MSTP9* MSTP25 STBYMD MSTP8 MSTP24 PFC[2] RCAN-ET CPG STBCR1 STBCR2 STBCR3 STBCR4 STBCR5 STBCR6 WTCNT WTCSR OSCCR RAMCR STBY MSTP7 MSTP15 MSTP23 AUDSRST Power-down modes WDT TME WT/IT RSTS WOVF RAME IOVF OSCSTOP CKS[2:0] OSCERS CPG Power-down modes BSCEHR DTLOCK CSSTP1 IRQ30S IRQ0 IRQ2 IRQ21S IRQ0 IRQ2 CSSTP2 IRQ20S IRQ0 IRQ2 DTBST IRQ11S IRQ3L IRQ3F IRQ1 IRQ3 DTSA IRQ10S IRQ2L IRQ2F IRQ1 IRQ3 CSSTP3 IRQ01S IRQ1L IRQ1F IRQ1 IRQ3 DTPR NMIE IRQ00S IRQ0L IRQ0F IRQ1 IRQ3 BSC ICR0 NMIL INTC IRQCR IRQ31S IRQSR IPRA IRQ0 IRQ2 Rev. 2.00 Sep. 10, 2008 Page 1045 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation IPRD Bit 31/23/15/7 MTU2_0 MTU2_1 Bit 30/22/14/6 MTU2_0 MTU2_1 MTU2_2 MTU2_3 MTU2_4 MTU2_5 MTU2S_3 MTU2S_4 MTU2S_5 CMT_0 A/D_0 SCI_0 SCI_2 SSU RCAN-ET_0 Bit 29/21/13/5 MTU2_0 MTU2_1 MTU2_2 MTU2_3 MTU2_4 MTU2_5 MTU2S_3 MTU2S_4 MTU2S_5 CMT_0 A/D_0 SCI_0 SCI_2 SSU RCAN-ET_0 Bit 28/20/12/4 MTU2_0 MTU2_1 MTU2_2 MTU2_3 MTU2_4 MTU2_5 MTU2S_3 MTU2S_4 MTU2S_5 CMT_0 A/D_0 SCI_0 SCI_2 SSU RCAN-ET_0 Bit 27/19/11/3 MTU2_0 MTU2_1 MTU2_2 MTU2_3 MTU2_4 Bit 26/18/10/2 MTU2_0 MTU2_1 MTU2_2 MTU2_3 MTU2_4 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com MTU2_0 MTU2_1 MTU2_2 MTU2_3 MTU2_4 MTU2_0 MTU2_1 MTU2_2 MTU2_3 MTU2_4 INTC IPRE MTU2_2 MTU2_3 IPRF MTU2_4 MTU2_5 POE(MTU2) POE(MTU2) POE(MTU2) POE(MTU2) I2C2 MTU2S_3 MTU2S_4 POE(MTU2S) IPRH MTU2S_3 I2C2 MTU2S_3 MTU2S_4 POE(MTU2S) I2C2 MTU2S_3 MTU2S_4 POE(MTU2S) I2C2 MTU2S_3 MTU2S_4 POE(MTU2S) IPRI MTU2S_4 MTU2S_5 IPRJ CMT_0 CMT_1 WDT A/D_1 SCI_1 I C2 2 CMT_1 WDT A/D_1 SCI_1 I C2 2 CMT_1 WDT A/D_1 SCI_1 I C2 2 CMT_1 WDT A/D_1 SCI_1 I C2 2 IPRK A/D_0 IPRL SCI_0 SCI_2 IPRM SSU RCAN-ET_0 RCAN-ET_1* RCAN-ET_1* RCAN-ET_1* RCAN-ET_1* CMNCR IWW[1:0] IWW[1:0] IWRRD[1:0] HIZMEM IWRRS[1:0] BSC CS0BCR IWRWD[1:0] BSZ[1:0] IWRWS[1:0] CS1BCR IWRRD[1:0] IWRRS[1:0] IWRWD[1:0] IWRWS[1:0] BSZ[1:0] Rev. 2.00 Sep. 10, 2008 Page 1046 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation CS0WCR Bit 31/23/15/7 WR[0] Bit 30/22/14/6 WM WM BAA30 BAA22 BAA14 BAA6 BAMA30 BAMA22 BAMA14 BAMA6 CDA[1:0] Bit 29/21/13/5 BAA29 BAA21 BAA13 BAA5 BAMA29 BAMA21 BAMA13 BAMA5 Bit 28/20/12/4 Bit 27/19/11/3 SW[1:0] SW[1:0] RAMS BAA27 BAA19 BAA11 BAA3 BAMA27 BAMA19 BAMA11 BAMA3 Bit 26/18/10/2 Bit 25/17/9/1 WW[2:0] WR[3:1] WW[2:0] WR[3:1] RAM[2:0] Bit 24/16/8/0 Module BSC www..com HW[1:0] CS1WCR WR[0] HW[1:0] FLASH RAMER BARA BAA31 BAA23 BAA15 BAA7 BAA28 BAA20 BAA12 BAA4 BAMA28 BAMA20 BAMA12 BAMA4 BAA26 BAA18 BAA10 BAA2 BAMA26 BAMA18 BAMA10 BAMA2 BAA25 BAA17 BAA9 BAA1 BAMA25 BAMA17 BAMA9 BAMA1 CPA[2:0] BAA24 BAA16 BAA8 BAA0 BAMA24 BAMA16 BAMA8 BAMA0 UBC BAMRA BAMA31 BAMA23 BAMA15 BAMA7 BBRA IDA[1:0] BDA29 BDA21 BDA13 BDA5 BDMA29 BDMA21 BDMA13 BDMA5 BDA28 BDA20 BDA12 BDA4 BDMA28 BDMA20 BDMA12 BDMA4 RWA[1:0] BDA27 BDA19 BDA11 BDA3 BDMA27 BDMA19 BDMA11 BDMA3 BDA26 BDA18 BDA10 BDA2 BDMA26 BDMA18 BDMA10 BDMA2 SZA[1:0] BDA25 BDA17 BDA9 BDA1 BDMA25 BDMA17 BDMA9 BDMA1 BDA24 BDA16 BDA8 BDA0 BDMA24 BDMA16 BDMA8 BDMA0 BDRA BDA31 BDA23 BDA15 BDA7 BDA30 BDA22 BDA14 BDA6 BDMA30 BDMA22 BDMA14 BDMA6 BDMRA BDMA31 BDMA23 BDMA15 BDMA7 Rev. 2.00 Sep. 10, 2008 Page 1047 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation BARB Bit 31/23/15/7 BAB31 BAB23 BAB15 BAB7 Bit 30/22/14/6 BAB30 BAB22 BAB14 BAB6 BAMB30 BAMB22 BAMB14 BAMB6 CDB[1:0] Bit 29/21/13/5 BAB29 BAB21 BAB13 BAB5 BAMB29 BAMB21 BAMB13 BAMB5 Bit 28/20/12/4 BAB28 BAB20 BAB12 BAB4 BAMB28 BAMB20 BAMB12 BAMB4 IDB[1:0] Bit 27/19/11/3 BAB27 BAB19 BAB11 BAB3 BAMB27 BAMB19 BAMB11 BAMB3 Bit 26/18/10/2 BAB26 BAB18 BAB10 BAB2 BAMB26 BAMB18 BAMB10 BAMB2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com BAB25 BAB17 BAB9 BAB1 BAMB25 BAMB17 BAMB9 BAMB1 CPB[2:0] BAB24 BAB16 BAB8 BAB0 BAMB24 BAMB16 BAMB8 BAMB0 UBC BAMRB BAMB31 BAMB23 BAMB15 BAMB7 BBRB RWB[1:0] BDB27 BDB19 BDB11 BDB3 BDMB27 BDMB19 BDMB11 BDMB3 UBIDB PCTE SEQ BSA27 BSA19 BSA11 BSA3 BDA27 BDA19 BDA11 BDA3 BDB26 BDB18 BDB10 BDB2 BDMB26 BDMB18 BDMB10 BDMB2 PCBA BSA26 BSA18 BSA10 BSA2 BDA26 BDA18 BDA10 BDA2 SZB[1:0] BDB25 BDB17 BDB9 BDB1 BDMB25 BDMB17 BDMB9 BDMB1 UBIDA BSA25 BSA17 BSA9 BSA1 BDA25 BDA17 BDA9 BDA1 BDB24 BDB16 BDB8 BDB0 BDMB24 BDMB16 BDMB8 BDMB0 ETBE BSA24 BSA16 BSA8 BSA0 BDA24 BDA16 BDA8 BDA0 BDRB BDB31 BDB23 BDB15 BDB7 BDB30 BDB22 BDB14 BDB6 BDMB30 BDMB22 BDMB14 BDMB6 SCMFCB PCBB BSA22 BSA14 BSA6 BDA22 BDA14 BDA6 BDB29 BDB21 BDB13 BDB5 BDMB29 BDMB21 BDMB13 BDMB5 BDB28 BDB20 BDB12 BDB4 BDMB28 BDMB20 BDMB12 BDMB4 BDMRB BDMB31 BDMB23 BDMB15 BDMB7 BRCR SCMFCA DBEA UTRGW[1:0] SCMFDA DBEB BSA21 BSA13 BSA5 BDA21 BDA13 BDA5 SCMFDB BSA20 BSA12 BSA4 BDA20 BDA12 BDA4 BRSR SVF BSA23 BSA15 BSA7 BRDR DVF BDA23 BDA15 BDA7 Rev. 2.00 Sep. 10, 2008 Page 1048 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation BETR Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 Module www..com UBC BET[11:8] BET[7:0] Rev. 2.00 Sep. 10, 2008 Page 1049 of 1130 REJ09B0402-0200 Section 25 List of Registers 25.3 Register Abbreviation SCSMR_0 SCBRR_0 SCSCR_0 SCTDR_0 SCSSR_0 SCRDR_0 SCSDCR_0 SCSPTR_0 SCSMR_1 SCBRR_1 SCSCR_1 SCTDR_1 SCSSR_1 SCRDR_1 SCSDCR_1 SCSPTR_1 SCSMR_2 SCBRR_2 SCSCR_2 SCTDR_2 SCSSR_2 SCRDR_2 SCSDCR_2 SCSPTR_2 TCR_3 TCR_4 TMDR_3 TMDR_4 TIORH_3 Register States in Each Operating Mode www..com Software Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Sleep Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained MTU2 SCI (Channel 2) SCI (Channel 1) Module SCI (Channel 0) Rev. 2.00 Sep. 10, 2008 Page 1050 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TIORL_3 TIORH_4 TIORL_4 TIER_3 TIER_4 TOER TGCR TOCR1 TOCR2 TCNT_3 TCNT_4 TCDR TDDR TGRA_3 TGRB_3 TGRA_4 TGRB_4 TCNTS TCBR TGRC_3 TGRD_3 TGRC_4 TGRD_4 TSR_3 TSR_4 TITCR TITCNT TBTER TDER TOLBR TBTM_3 Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Sleep Module MTU2 Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Rev. 2.00 Sep. 10, 2008 Page 1051 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TBTM_4 TADCR TADCORA_4 TADCORB_4 TADCOBRA_4 TADCOBRB_4 TWCR TSTR TSYR TCSYSTR TRWER TCR_0 TMDR_0 TIORH_0 TIORL_0 TIER_0 TSR_0 TCNT_0 TGRA_0 TGRB_0 TGRC_0 TGRD_0 TGRE_0 TGRF_0 TIER2_0 TSR2_0 TBTM_0 TCR_1 TMDR_1 TIOR_1 TIER_1 Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained MTU2 Sleep Module Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Rev. 2.00 Sep. 10, 2008 Page 1052 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TSR_1 TCNT_1 TGRA_1 TGRB_1 TICCR TCR_2 TMDR_2 TIOR_2 TIER_2 TSR_2 TCNT_2 TGRA_2 TGRB_2 TCNTU_5 TGRU_5 TCRU_5 TIORU_5 TCNTV_5 TGRV_5 TCRV_5 TIORV_5 TCNTW_5 TGRW_5 TCRW_5 TIORW_5 TSR_5 TIER_5 TSTR5 TCNTCMPCLR TCR_3S TCR_4S Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Sleep Module MTU2 Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized MTU2S Rev. 2.00 Sep. 10, 2008 Page 1053 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TMDR_3S TMDR_4S TIORH_3S TIORL_3S TIORH_4S TIORL_4S TIER_3S TIER_4S TOERS TGCRS TOCR1S TOCR2S TCNT_3S TCNT_4S TCDRS TDDRS TGRA_3S TGRB_3S TGRA_4S TGRB_4S TCNTSS TCBRS TGRC_3S TGRD_3S TGRC_4S TGRD_4S TSR_3S TSR_4S TITCRS TITCNTS TBTERS Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Sleep Module MTU2S Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Rev. 2.00 Sep. 10, 2008 Page 1054 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation TDERS TOLBRS TBTM_3S TBTM_4S TADCRS TADCORA_4S TADCORB_4S Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Sleep Module MTU2S Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized TADCOBRA_4S Initialized TADCOBRB_4S Initialized TSYCRS TWCRS TSTRS TSYRS TRWERS TCNTU_5S TGRU_5S TCRU_5S TIORU_5S TCNTV_5S TGRV_5S TCRV_5S TIORV_5S TCNTW_5S TGRW_5S TCRW_5S TIORW_5S TSR_5S TIER_5S TSTR_5S Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized TCNTCMPCLRS Initialized Rev. 2.00 Sep. 10, 2008 Page 1055 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation FCCS FPCS FECS FKEY FMATS FTDAR DTCERA DTCERB DTCERC DTCERD DTCERE DTCCR DTCVBR ICCR1 ICCR2 ICMR ICIER ICSR SAR ICDRT ICDRR NF2CYC SSCRH SSCRL SSMR SSER SSSR SSCR2 SSTDR0 SSTDR1 SSTDR2 Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained SSU SSU I2C2 DTC Sleep Module FLASH Initialized Initialized Initialized Initialized Initialized Initialized Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Rev. 2.00 Sep. 10, 2008 Page 1056 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation SSTDR3 SSRDR0 SSRDR1 SSRDR2 SSRDR3 CMSTR CMCSR_0 CMCNT_0 CMCOR_0 CMCSR_1 CMCNT_1 CMCOR_1 ICSR1 OCSR1 ICSR2 OCSR2 ICSR3 SPOER POECR1 POECR2 PADRL PAIORL PACRL4 PACRL3 PACRL2 PACRL1 PAPRL PBDRL PBIORL PBCRL2 PBCRL1 Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained PFC I/O I/O PFC POE CMT SSU Sleep Module Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Rev. 2.00 Sep. 10, 2008 Page 1057 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation PBPRL PDDRL PDIORL PDCRL3 PDCRL2 PDCRL1 PDPRL PEDRH PEDRL PEIORH PEIORL PECRH2 PECRH1 PECRL4 PECRL3 PECRL2 PECRL1 PEPRH PEPRL IFCR PFDRL ADCR_0 ADSR_0 ADSTRGR_0 ADANSR_0 ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained PFC I/O A/D I/O PFC I/O PFC I/O Sleep Module (Channel 0) Rev. 2.00 Sep. 10, 2008 Page 1058 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation ADDR6 ADDR7 ADCR_1 ADSR_1 ADSTRGR_1 ADANSR_1 ADDR8 ADDR9 ADDR10 ADDR11 ADDR12 ADDR13 ADDR14 ADDR15 MCR_0 GSR BCR1 BCR0 IRR IMR TEC/REC TXPR1, TXPR0 TXCR0 TXACK0 ABACK0 RXPR0 RFPR0 MBIMR0 UMSR0 MB[0]. CONTROL0H Initialized Initialized Initialized Initialized Initialized Initialized Initialized Retained Retained Retained Retained Retained Retained Retained Retained Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Sleep Module A/D (Channel 0) Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized A/D (Channel 1) RCAN-ET Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Retained Retained Retained Retained Retained Retained Retained Retained Rev. 2.00 Sep. 10, 2008 Page 1059 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation MB[0]. CONTROL0L MB[0]. LAFMH MB[0]. LAFML MB[0]. MSG_DATA[0] MB[0]. MSG_DATA[1] MB[0]. MSG_DATA[2] MB[0]. MSG_DATA[3] MB[0]. MSG_DATA[4] MB[0]. MSG_DATA[5] MB[0]. MSG_DATA[6] MB[0]. MSG_DATA[7] MB[0]. CONTROL1H MB[0]. CONTROL1L MB[1] MB[2] MB[3] MB[13] MB[14] MB[15] FRQCR Same as MB[0] Same as MB[0] Same as MB[0] (Repeat) Same as MB[0] Same as MB[0] Same as MB[0] Initialized*1 Retained Initialized Retained Initialized Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Power-on reset Manual reset Retained Software Standby Deep Software Standby Module Standby www..com Retained Sleep Module RCAN-ET Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Initialized Initialized Initialized Retained Initialized Initialized Initialized Retained Retained Initialized Retained CPG Rev. 2.00 Sep. 10, 2008 Page 1060 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation STBCR1 STBCR2 STBCR3 STBCR4 STBCR5 STBCR6 WTCNT WTCSR OSCCR RAMCR Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized* Initialized* Initialized* Initialized 1 Software Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Standby Retained Retained Retained Retained Retained Retained Retained Retained Retained* Retained 3 Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained CPG WDT Sleep Module Power-down modes 1 2 Power-down modes BSCEHR ICR0 IRQCR IRQSR IPRA IPRD IPRE IPRF IPRH IPRI IPRJ IPRK IPRL IPRM CMNCR CS0BCR CS1BCR CS0WCR CS1WCR RAMER Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Retained Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Retained Retained Retained Retained Retained Initialized Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained BSC INTC BSC FLASH Rev. 2.00 Sep. 10, 2008 Page 1061 of 1130 REJ09B0402-0200 Section 25 List of Registers Register Abbreviation BARA BAMRA BBRA BDRA BDMRA BARB BAMRB BBRB BDRB BDMRB BRCR BRSR BRDR BETR Power-on reset Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Manual reset Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Initialized Initialized Retained Software Standby Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Deep Software Standby Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module Standby www..com Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained UBC Sleep Module Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Notes: 1. Not initialized by a WDT power-on reset. 2. The OSCSTOP bit is not initialized by a WDT power-on reset. 3. The OSCSTOP bit is initialized. Rev. 2.00 Sep. 10, 2008 Page 1062 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Section 26 Electrical Characteristics www..com Note: The values in this hardware manual are provisional. They are subject to change without notice. 26.1 Absolute Maximum Ratings Table 26.1 lists the absolute maximum ratings. Table 26.1 Absolute Maximum Ratings Item Power supply voltage Input voltage (except analog input pins) Analog power supply voltage Analog reference voltage Analog input voltage Operating temperature Consumer applications Industrial applications Storage temperature Tstg Symbol VCC Vin AVCC AVrefh Van Topr Value -0.3 to +7.0 -0.3 to VCC +0.3 -0.3 to +7.0 -0.3 to AVCC +0.3 -0.3 to AVCC +0.3 -20 to +85 -40 to +85 -55 to +125 Unit V V V V V C C C [Operating Precaution] Operating the LSI in excess of the absolute maximum ratings may result in permanent damage. Rev. 2.00 Sep. 10, 2008 Page 1063 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.2 DC Characteristics www..com Tables 26.2 and 26.3 list DC characteristics. Table 26.2 DC Characteristics Conditions: VCC = 3.0 V to 3.6 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Input high-level RES, MRES, NMI, voltage (except FWE, MD1, MD0, Schmitt trigger ASEMD0, EXTAL input voltage) Analog ports Other input pins Input low-level RES, MRES, NMI, voltage (except FWE, MD1, MD0, Schmitt trigger ASEMD0, EXTAL input voltage) Other input pins Schmitt trigger input voltage VIL Symbol VIH Min. VCC-0.5 Typ. Max. VCC+0.3 Unit V Test Conditions 2.2 2.2 -0.3 AVCC+0.3 VCC+0.3 0.5 V V V -0.3 VCC-0.5 0.2 0.8 0.5 V V V V IRQ3 to IRQ0, VT+ POE8, POE6 to VT- POE4, POE2 to POE0 VT+-VT- TCLKA to TCLKD, TIOC0A to TIOC0D, TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3D, TIOC4A to TIOC4D, TIC5U, TIC5V, TIC5W, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS, TIC5US, TIC5VS, TIC5WS, SCK0 to SCK2, RXD0 to RXD2, SSCK, SCS, SSI, SSO, SCL, SDA All input pins (except ASEMD0) | Iin | Input leak current 1.0 A Rev. 2.00 Sep. 10, 2008 Page 1064 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Test Conditions Max. Unit www..com 350 A Vin = 0 V 1.0 A Item Input pull-up MOS current Three-state leak current (OFF state) Output highlevel voltage ASEMD0 Ports A, B, D, E Symbol -Ipu | Itsi | Min. Typ. All output pins VOH VCC-0.5 VCC-1.0 0.4 0.4 0.5 0.9 20 V V V V V V V pF IOH = -200 A IOH = -1 mA IOH = -5 mA IOL = 1.6 mA IOL = 3 mA IOL = 8 mA IOL = 15 mA Vin = 0 V f = 1 MHz Ta = 25C PE9, PE11 to PE21 Output lowlevel voltage All output pins SCL, SDA VOL VCC-1.0 PE9, PE11 to PE21 Input capacitance All input pins Cin Supply current Normal operation ICC 80 105 mA I = 80 MHz B = 40 MHz P = 40 MHz MP = 40 MHz MI = 80 MHz Sleep 55 85 mA B = 40 MHz P = 40 MHz MP = 40 MHz MI = 80 MHz Rev. 2.00 Sep. 10, 2008 Page 1065 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Item Supply current Software standby Symbol ICC Min. Typ. 8 2 3 Test Max. Unit Conditions www..com 20 mA Ta 50C 30 10 40 5 0.1 15 2 2 2.5 mA A A mA mA A mA mA A V VCC The value per A/D converter module. 50C < Ta Ta 50C 50C < Ta The value per A/D converter module. Deep software standby Analog power supply current During A/D conversion Waiting for A/D conversion Standby Reference power supply current During A/D conversion Waiting for A/D conversion Standby RAM standby voltage VRAM AIrefh AICC 2 [Operating Precautions] 1. When the A/D converter is not used, do not leave the AVCC, AVSS, AVrefh, and AVrefl pins open. 2. The supply current was measured when VIH (Min.) = VCC - 0.5 V, VIL (Max.) = 0.5 V, with all output pins unloaded. Rev. 2.00 Sep. 10, 2008 Page 1066 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Table 26.3 DC Characteristics www..com Conditions: VCC = 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Test Conditions Item Input high-level RES, MRES, NMI, voltage (except FWE, MD1, MD0, Schmitt trigger ASEMD0, EXTAL input voltage) Analog ports Other input pins Input low-level RES, MRES, NMI, voltage (except FWE, MD1, MD0, Schmitt trigger ASEMD0, EXTAL input voltage) Other input pins Schmitt trigger input voltage Symbol VIH Min. VCC-0.6 Typ. Max. VCC+0.3 Unit V 2.2 2.2 VIL -0.3 AVCC+0.3 VCC+0.3 0.4 V V V -0.3 VCC-0.5 0.4 0.8 1.0 V V V V IRQ3 to IRQ0, VT+ POE8, POE6 to VT- POE4, POE2 to POE0 VT+-VT- TCLKA to TCLKD, TIOC0A to TIOC0D, TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3D, TIOC4A to TIOC4D, TIC5U, TIC5V, TIC5W, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS, TIC5US, TIC5VS, TIC5WS, SCK0 to SCK2, RXD0 to RXD2, SSCK, SCS, SSI, SSO, SCL, SDA All input pins (except ASEMD0) ASEMD0 | Iin | -Ipu Input leak current Input pull-up MOS current 1.0 800 A A Vin = 0 V Rev. 2.00 Sep. 10, 2008 Page 1067 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Test Conditions Max. Unit www..com 1.0 A Item Three-state leak current (OFF state) Output highlevel voltage Ports A, B, D, E Symbol | Itsi | Min. Typ. All output pins VOH VCC-0.5 VCC-1.0 0.4 0.4 0.5 1.4 20 V V V V V V V pF IOH = -200 A IOH = -1 mA IOH = -5 mA IOL = 1.6 mA IOL = 3 mA IOL = 8 mA IOL = 15 mA Vin = 0 V f = 1 MHz Ta = 25C PE9, PE11 to PE21 Output lowlevel voltage All output pins SCL, SDA VOL VCC-1.0 PE9, PE11 to PE21 Input capacitance All input pins Cin Supply current Normal operation ICC 80 105 mA I = 80 MHz B = 40 MHz P = 40 MHz MP = 40 MHz MI = 80 MHz Sleep 55 85 mA B = 40 MHz P = 40 MHz MP = 40 MHz MI = 80 MHz Software standby 8 20 30 mA mA Ta 50C 50C < Ta Rev. 2.00 Sep. 10, 2008 Page 1068 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Measurement Conditions Max. Unit www..com 10 A Ta 50C 40 5 0.1 15 2 2 2.5 A mA mA A mA mA A V VCC The value per A/D converter module. 50C < Ta The value per A/D converter module. Item Supply current Deep software standby During A/D conversion Waiting for A/D conversion Standby Reference power supply current During A/D conversion Waiting for A/D conversion Standby RAM standby voltage Symbol ICC Min. Typ. 2 3 Analog power supply current AICC AIrefh VRAM 2 [Operating Precautions] 1. When the A/D converter is not used, do not leave the AVCC, AVSS, AVrefh, and AVrefl pins open. 2. The supply current was measured when VIH (Min.) = VCC - 0.5 V, VIL (Max.) = 0.5 V, with all output pins unloaded. Rev. 2.00 Sep. 10, 2008 Page 1069 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Table 26.4 Permissible Output Current Values Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to www..com 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Output low-level permissible current (per pin) Output low-level permissible current (total) Symbol IOL IOL -IOH Min. Typ. Max. 2.0* 110 2.0* 35 Unit mA mA mA mA Output high-level permissible current (per pin) -IOH Output high-level permissible current (total) [Operating Precaution] To assure LSI reliability, do not exceed the output values listed in table 26.4. Note: * IOL = 15 mA (Max.)/-IOH = 5 mA (Max.) for pins PE9, and PE11 to PE21. IOL = 8 mA (Max.) about pins SCL and SDA. However, at most six pins are permitted to have simultaneously IOL/-IOH > 2.0 mA among these pins. Rev. 2.00 Sep. 10, 2008 Page 1070 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3 AC Characteristics www..com Signals input to this LSI are basically handled as signals in synchronization with a clock. The setup and hold times for input pins must be followed. Table 26.5 Maximum Operating Frequency Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Operating frequency CPU (I) External bus (B) Peripheral module (P) MTU2 (MP) MTU2S (MI) Symbol Min. f 10 10 10 10 10 Typ. Max. 80 40 40 40 80 Unit MHz Remarks Rev. 2.00 Sep. 10, 2008 Page 1071 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.1 Clock Timing www..com Table 26.6 Clock Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item EXTAL clock input frequency EXTAL clock input cycle time EXTAL clock input low pulse width EXTAL clock input high pulse width EXTAL clock input rise time EXTAL clock input fall time CK clock output frequency CK clock output cycle time CK clock output low pulse width CK clock output high pulse width CK clock output rise time CK clock output fall time Power-on oscillation settling time Standby return oscillation settling time 1 Standby return oscillation settling time 2 Symbol fEX tEXcyc tEXL tEXH tEXr tEXf fOP tcyc tCKL tCKH tCKr tCKf tOSC1 tOSC2 tOSC3 Min. 5 80 20 20 10 25 1/2tcyc-7.5 1/2tcyc-7.5 10 10 10 Max. 12.5 200 5 5 40 100 5 5 Unit MHz ns ns ns ns ns MHz ns ns ns ns ns ms ms ms Figure 26.3 Figure 26.4 Figure 26.5 Figure 26.2 Reference Figure Figure 26.1 tEXcyc EXTAL (input) tEXH tEXL VIH 1/2 VCC tEXr 1/2 VCC VIH VIH VIL tEXf VIL Figure 26.1 EXTAL Clock Input Timing Rev. 2.00 Sep. 10, 2008 Page 1072 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics tcyc tCKH CK (output) tCKL www..com 1/2VCC VOH VOH VOL tCKf VOH VOL 1/2VCC tCKr Figure 26.2 CK Clock Output Timing Oscillation settling time CK, internal clock VCC RES VCC (Min.) tOSC1 tRESW tRESS Note: Oscillation settling time when on-chip oscillator is used. Figure 26.3 Power-On Oscillation Settling Timing Standby period CK, internal clock Oscillation settling time tRESW, tMRESW tOSC2 RES, MRES Note: Oscillation settling time when on-chip oscillator is used. Figure 26.4 Oscillation Settling Timing on Return from Standby (Return by Reset) Rev. 2.00 Sep. 10, 2008 Page 1073 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Standby period CK, internal clock tOSC3 Oscillation settling time www..com NMI, IRQ Note: Oscillation settling time when on-chip oscillator is used. Figure 26.5 Oscillation Settling Timing on Return from Standby (Return by NMI or IRQ) Rev. 2.00 Sep. 10, 2008 Page 1074 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.2 Control Signal Timing www..com Table 26.7 Control Signal Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item RES pulse width RES setup time* RES hold time MRES pulse width MRES setup time* MRES hold time MD1, MD0, FWE setup time BREQ setup time BREQ hold time NMI setup time* NMI hold time IRQ3 to IRQ0 setup time* IRQ3 to IRQ0 hold time IRQOUT output delay time BACK delay time Bus tri-state delay time Bus buffer on time 1 1 1 1 Symbol tRESW tRESS tRESH tMRESW tMRESS tMRESH tMDS tBREQS tBREQH tNMIS tNMIH tIRQS tIRQH tIRQOD tBACKD tBOFF tBON Min. 20* 65 15 20* 25 15 20 1/2tBcyc + 15 1/2tBcyc + 10 60 10 35 35 3 2 Max. Unit tBcyc* ns ns tBcyc* ns ns tBcyc* ns ns ns ns ns ns ns 4 4 4 Reference Figure Figures 26.3, 26.4, 26.6, 26.7 100 Figure 26.6 Figure 26.9 Figure 26.7 0 0 Figure 26.8 Figures 26.9, 26.10 1/2tBcyc + 20 ns 100 100 ns ns Notes: 1. The RES, MRES, NMI, BREQ, and IRQ3 to IRQ0 signals are asynchronous signals. When the setup time is satisfied, change of signal level is detected at the rising edge of the clock. If not, the detection is delayed until the next rising edge of the clock. 2. In standby mode, tRESW = tOSC2 (10 ms). 3. In standby mode, tMRESW = tOSC2 (10 ms). 4. tBcyc indicates external bus clock cycle time (B = CK). Rev. 2.00 Sep. 10, 2008 Page 1075 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics CK www..com tRESS RES tRESS tRESW tMDS MD1, MD0, FWE tMRESS tMRESS MRES tMRESW Figure 26.6 Reset Input Timing CK tRESH RES tMRESH MRES tNMIH NMI tIRQH IRQ3 to IRQ0 VIL tRESS VIH VIL tMRESS VIH VIL tNMIS VIH VIL tIRQS VIH Figure 26.7 Interrupt Signal Input Timing Rev. 2.00 Sep. 10, 2008 Page 1076 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics CK www..com tIRQOD IRQOUT tIRQOD Figure 26.8 Interrupt Signal Output Timing CK tBREQH tBREQS tBREQH tBREQS BREQ tBACKD tBACKD BACK tBOFF tBON A19 to A0, D7 to D0 Figure 26.9 Bus Release Timing Normal mode Standby mode Normal mode CK tBOFF A19 to A0, D7 to D0 tBON Figure 26.10 Pin Driving Timing in Standby Mode Rev. 2.00 Sep. 10, 2008 Page 1077 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.3 AC Bus Timing www..com Table 26.8 Bus Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Symbol Min. Max. Unit Reference Figure Address delay time 1 Address setup time Address hold time CS delay time CS setup time CS hold time Read strobe delay time Read data setup time 1 tAD1 tAS tAH tCSD tCSS tCSH tRSD tRDS1 1 0 0 1 0 0 1/2tBcyc + 1 1/2tBcyc + 18 20 18 1/2tBcyc + 18 ns ns ns ns ns ns ns ns Figures 26.11 to 26.15 Figures 26.11 to 26.14 Figures 26.11 to 26.14 Figures 26.11 to 26.15 Figures 26.11 to 26.14 Figures 26.11 to 26.14 Figures 26.11 to 26.15 Figures 26.11 to 26.15 Rev. 2.00 Sep. 10, 2008 Page 1078 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Item Symbol Min. Max. Unit Reference Figure Read data hold time 1 Read data access time Access time from read strobe Write strobe delay time 1 Write data delay time 1 Write data hold time 1 Write data hold time WAIT setup time WAIT hold time tRDH1 tACC* tOE*2 tWSD1 tWDD1 tWDH1 tWRH tWTS tWTH 2 0 ns Figures 26.11 to www..com 26.15 ns ns Figures 26.11 to 26.15 Figures 26.11 to 26.15 Figures 26.11 to 26.15 Figures 26.11 to 26.15 Figures 26.11 to 26.15 Figures 26.11 to 26.14 Figures 26.12 to 26.15 Figures 26.12 to 26.15 tBcyc x (n +1.5) 1 - 33* tBcyc x (n + 1) 1 - 31* 1/2tBcyc + 1 1 0 1/2tBcyc + 17 1/2tBcyc + 7 1/2tBcyc + 18 ns 18 11 ns ns ns ns ns Notes: tBcyc indicates external bus clock period (B = CK). 1. n denotes the number of wait cycles. 2. If the access time conditions are satisfied, the tRDS1 condition does not need to be satisfied. Rev. 2.00 Sep. 10, 2008 Page 1079 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics T1 T2 CK tAD1 www..com tAD1 A19 to A0 tAS tCSD tCSS tCSD CSn tCSH tRSD tRSD tAH RD Read tACC tRDH1 tOE tRDS1 D7 to D0 tCSH tWSD1 tWSD1 tAH tWRH WRL Write D7 to D0 tWDD1 tWDH1 Figure 26.11 Basic Bus Timing for Normal Space (No Wait) Rev. 2.00 Sep. 10, 2008 Page 1080 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics T1 Tw T2 CK tAD1 www..com tAD1 A19 to A0 tAS tCSD tCSS tCSD CSn tCSH tRSD tRSD tAH RD Read D7 to D0 tACC tOE tRDS1 tRDH1 tCSH tWSD1 tWSD1 tAH tWRH tWDD1 tWDH1 WRL Write D7 to D0 tWTH tWTS WAIT Figure 26.12 Basic Bus Timing for Normal Space (One Software Wait Cycle) Rev. 2.00 Sep. 10, 2008 Page 1081 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics T1 TwX T2 CK tAD1 www..com tAD1 A19 to A0 tAS tCSD tCSS tCSD CSn tCSH tRSD tRSD tAH RD Read D7 to D0 tACC tOE tRDS1 tRDH1 tCSH tWSD1 tWSD1 tAH tWRH tWDD1 tWDH1 WRL Write D7 to D0 tWTH tWTS tWTH tWTS WAIT Figure 26.13 Basic Bus Timing for Normal Space (One External Wait Cycle) Rev. 2.00 Sep. 10, 2008 Page 1082 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics T1 Tw T2 Taw T1 Tw T2 Taw CK tAD1 tAD1 tAD1 www..com tAD1 A19 to A0 tAS tCSD tCSD tAS tCSS tCSD tCSS tCSD CSn tCSH tRSD tRSD tCSH tRSD tRSD tAH tAH RD tRDH1 tRDH1 Read D7 to D0 tOE tACC tRDS1 tOE tACC tCSH tRDS1 tCSH tWSD1 tWSD1 tWSD1 tAH tWSD1 tAH WRL tWRH tWDD1 tWDH1 tWDD1 tWRH tWDH1 Write D7 to D0 tWTH tWTS tWTH tWTS WAIT Figure 26.14 Basic Bus Timing for Normal Space (One Software Wait Cycle, External Wait Cycle Valid (WM Bit = 0), No Idle Cycle) Rev. 2.00 Sep. 10, 2008 Page 1083 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics Th T1 Twx T2 Tf www..com CK tAD1 tAD1 A19 to A0 tCSD tCSD CSn tRSD tRSD RD Read D7 to D0 tWSD1 tWSD1 tRDH1 tACC tOE tRDS1 WRL Write D7 to D0 tWDD1 tWDH1 tWTH tWTH WAIT tWTS tWTS Figure 26.15 CS Extended Bus Cycle for Normal Space (SW = 1 Cycle, HW = 1 Cycle, One External Wait Cycle) Rev. 2.00 Sep. 10, 2008 Page 1084 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.4 Multi Function Timer Pulse Unit 2 (MTU2) Timing www..com Table 26.9 Multi Function Timer Pulse Unit 2 (MTU2) Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Output compare output delay time Input capture input setup time Input capture input pulse width (single edge) Input capture input pulse width (both edges) Timer input setup time Symbol tTOCD tTICS tTICW tTICW tTCKS tTCKWH/L tTCKWH/L Min. 20 1.5 2.5 20 1.5 2.5 2.5 Max. 50 Unit ns ns tMPcyc tMPcyc ns tMPcyc tMPcyc tMPcyc Figure 26.17 Reference Figure Figure 26.16 Timer clock pulse width (single edge) tTCKWH/L Timer clock pulse width (both edges) Timer clock pulse width (phase counting mode) Note: tMPcyc indicates the MTU2 clock (MP) cycle. CK tTOCD Output compare output tTICS Input capture input tTICW Figure 26.16 MTU2 Input/Output Timing Rev. 2.00 Sep. 10, 2008 Page 1085 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics CK tTCKS www..com tTCKS TCLKA to TCLKD tTCKWL tTCKWH Figure 26.17 MTU2 Clock Input Timing Rev. 2.00 Sep. 10, 2008 Page 1086 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.5 Multi Function Timer Pulse Unit 2S (MTU2S) Timing www..com Table 26.10 Multi Function Timer Pulse Unit 2S (MTU2S) Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Output compare output delay time Input capture input setup time Input capture input pulse width (single edge) Input capture input pulse width (both edges) Symbol tTOCD tTICS tTICW tTICW Min. 20 1.5 2.5 Max. 50 Unit ns ns tMIcyc tMIcyc Reference Figure Figure 26.18 Note: tMIcyc indicates the MTU2S clock (MI) cycle. CK* tTOCD Output compare output tTICS Input capture input tTICW Note: * When the MI frequency is higher than the B frequency, MI is used instead of CK. Figure 26.18 MTU2S Input/Output Timing Rev. 2.00 Sep. 10, 2008 Page 1087 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.6 I/O Port Timing www..com Table 26.11 I/O Port Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Port output data delay time Port input hold time Port input setup time Symbol tPWD tPRH tPRS Min. 20 20 Max. 50 Unit ns ns ns Reference Figure Figure 26.19 CK tPRS Port (read) tPWD Port (write) tPRH Figure 26.19 I/O Port Input/Output Timing Rev. 2.00 Sep. 10, 2008 Page 1088 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.7 Watchdog Timer (WDT) Timing www..com Table 26.12 Watchdog Timer (WDT) Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item WDTOVF delay time Symbol tWOVD Min. Max. 50 Unit ns Reference Figure Figure 26.20 CK VOH tWOVD VOH tWOVD WDTOVF Figure 26.20 WDT Timing Rev. 2.00 Sep. 10, 2008 Page 1089 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.8 Serial Communication Interface (SCI) Timing www..com Table 26.13 Serial Communication Interface (SCI) Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Input clock cycle (asynchronous) Input clock cycle (clock synchronous) Input clock pulse width Input clock rise time Input clock fall time Transmit data delay time Receive data setup time Receive data hold time Transmit data delay time Receive data setup time Receive data hold time Clock synchronous Asynchronous Symbol tscyc tscyc tsckw tsckr tsckf tTXD tRXS tRXH tTXD tRXS tRXH Min. 4 6 0.4 4 tpcyc 4 tpcyc Max. 0.6 1.5 1.5 4 tpcyc + 10 3 tpcyc + 10 Unit tpcyc tpcyc tscyc tpcyc tpcyc ns ns ns ns ns ns Figure 26.22 Reference Figure Figure 26.21 2 tpcyc + 50 2 tpcyc Note: tpcyc indicates the peripheral clock (P) cycle. tsckw VIH SCK0 to SCK2 VIH VIL VIL tsckr tsckf VIH VIH VIL tscyc Figure 26.21 Input Clock Timing Rev. 2.00 Sep. 10, 2008 Page 1090 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics tscyc SCK0 to SCK2 (input/output) tTXD TXD0 to TXD2 (transmit data) tRXS RXD0 to RXD2 (receive data) SCI input/output timing (clock synchronous mode) tRXH www..com T1 VOH CK tTXD TXD0 to TXD2 (transmit data) tRXS RXD0 to RXD2 (receive data) SCI input/output timing (asynchronous mode) tRXH VOH Tn Figure 26.22 SCI Input/Output Timing Rev. 2.00 Sep. 10, 2008 Page 1091 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.9 Synchronous Serial Communication Unit (SSU) Timing www..com Table 26.14 Synchronous Serial Communication Unit (SSU) Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Clock cycle Clock high pulse width Clock low pulse width Clock rise time Clock fall time Data input setup time Data input hold time SCS setup time SCS hold time Data output delay time Data output hold time Continuous transmission delay time Slave access time Slave out release time Master Slave Master Slave Master Slave Master Slave Master Slave Master Slave Master Slave tSA tREL tTD tOH tOD tLAG tLEAD tH Master Slave Master Slave Master Slave tRISE tFALL tSU tLO tHI Symbol tSUcyc Min. 4 4 60 60 60 60 30 30 10 10 1.5 1.5 1.5 1.5 30 30 1.5 1.5 Max. 256 256 20 20 40 40 1 1 tpcyc tpcyc Figures 26.25, 26.26 tpcyc ns ns tpcyc tpcyc ns ns ns ns ns ns Unit tpcyc Reference Figure Figures 26.23 to 26.26 Note: tpcyc indicates the peripheral clock (P) cycle. Rev. 2.00 Sep. 10, 2008 Page 1092 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics SCS (output) www..com tTD tLEAD tHI tFALL tRISE tLAG SSCK (output) CPOS = 1 tLO tHI SSCK (output) CPOS = 0 tLO tSUcyc SSO (output) tOH tOD SSI (input) tSU tH Figure 26.23 SSU Timing (Master, CPHS = 1) SCS (output) tTD tLEAD tHI tFALL tRISE tLAG SSCK (output) CPOS = 1 tLO tHI SSCK (output) CPOS = 0 tLO tSUcyc SSO (output) tOH tOD SSI (input) tSU tH Figure 26.24 SSU Timing (Master, CPHS = 0) Rev. 2.00 Sep. 10, 2008 Page 1093 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics SCS (input) www..com tLEAD tHI tFALL tRISE tLAG tTD SSCK (input) CPOS = 1 tLO tHI SSCK (input) CPOS = 0 tLO tSUcyc SSO (input) tSU tH tREL SSI (output) tOH tOD tSA Figure 26.25 SSU Timing (Slave, CPHS = 1) SCS (input) tLEAD tHI tFALL tRISE tLAG tTD SSCK (input) CPOS = 1 tLO tHI SSCK (input) CPOS = 0 tLO tSUcyc SSO (input) tSU tH tREL SSI (output) tSA tOH tOD Figure 26.26 SSU Timing (Slave, CPHS = 0) Rev. 2.00 Sep. 10, 2008 Page 1094 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.10 Controller Area Network (RCAN-ET) Timing www..com Table 26.15 shows RCAN-ET timing. Table 26.15 Controller Area Network (RCAN-ET) Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Transmit data delay time Receive data setup time Receive data hold time Symbol tCTxD tCRxS tCRxH Min. 100 100 Max. 100 Unit ns ns ns Reference Figure Figure 26.27 VOH CK tCTxD VOH CTx0 (transmit data) tCRxS CRx0 (receive data) tCRxH Figure 26.27 RCAN-ET Input/Output Timing Rev. 2.00 Sep. 10, 2008 Page 1095 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.11 Port Output Enable (POE) Timing Table 26.16 Port Output Enable (POE) Timing www..com Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item POE input setup time POE input pulse width Symbol tPOES tPOEW Min. 50 1.5 Max. Unit ns tpcyc Reference Figure Figure 26.28 Note: tpcyc indicates the peripheral clock (P) cycle. CK tPOES POEn input tPOEW Figure 26.28 POE Input Timing Rev. 2.00 Sep. 10, 2008 Page 1096 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.12 I2C Bus Interface 2 (I2C2) Timing Table 26.17 I2C Bus Interface 2 (I2C2) Timing www..com Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item SCL input cycle time SCL input high pulse width SCL input low pulse width SCL and SDA input fall time SCL and SDA input spike pulse removal time SDA input bus free time Symbol Min. tSCL tSCLH tSCLL tSf tSP tBUF Typ. Max. 300 1 tpcyc 400 250 Unit ns ns ns ns ns tpcyc tpcyc tpcyc tpcyc ns ns pF ns Reference Figure Figure 26.29 12 tpcyc + 600 3 tpcyc + 300 5 tpcyc + 300 5 3 3 3 1 tpcyc + 20 0 0 Start condition input hold time tSTAH Repeated start condition input tSTAS setup time Halt condition input setup time Data input setup time Data input hold time SCL and SDA capacity load tSTOS tSDAS tSDAH Cb SCL and SDA output fall time tSf Note: tpcyc indicates the peripheral clock (P) cycle. Rev. 2.00 Sep. 10, 2008 Page 1097 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics SDA tBUF VIH VIL tSTAH tSCLH tSTAS www..com tSP tSTOS SCL P* S* tSf tSCLL tSCL [Legend] S: Start condition P: Stop condition Sr: Repeated start condition Sr* tSr tSDAH tSDAS P* Figure 26.29 I2C2 Input/Output Timing 26.3.13 UBC Trigger Timing Table 26.18 UBC Trigger Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item UBCTRG delay time Symbol tUBCTGD Min. Max. 150 Unit ns Reference Figure Figure 26.30 VOH CK tUBCTGD UBCTRG Figure 26.30 UBC Trigger Timing Rev. 2.00 Sep. 10, 2008 Page 1098 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.14 A/D Converter Timing www..com Table 26.19 A/D Converter Timing Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item External trigger input start delay time Symbol tTRGS Min. 25 Typ. Max. Unit ns Figure Figure 26.31 VOH CK ADTRG input tTRGS Figure 26.31 External Trigger Input Timing Rev. 2.00 Sep. 10, 2008 Page 1099 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.3.15 AC Characteristics Measurement Conditions www..com * Input signal level: * Output signal reference level: VIL (Max.)/VIH (Min.) High level: 2.0 V, Low level: 0.8 V IOL LSI output pin DUT output CL V VREF IOH Notes: 1. CL is the total value that includes the capacitance of measurement tools. Each pin is set as follows: 20pF: CK 30pF: All other output pins 2. Test conditions include IOL = 1.6 mA and IOH = -200 A. Figure 26.32 Output Load Circuit Rev. 2.00 Sep. 10, 2008 Page 1100 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.4 A/D Converter Characteristics www..com Table 26.20 A/D Converter Characteristics Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Resolution A/D conversion time Analog input capacitance Permitted analog signal source impedance Non-linear error Offset error Full-scale error Quantization error Absolute error* 3 Min. 12 1.25* 1 Typ. 12 Max. 12 5 3 4* 2 Unit bit s pF k LSB 2 7.5* 7.5* 8 LSB LSB LSB LSB 2 0.5*2 Notes: 1. Conversion time per channel when the sample-and-hold circuit is not used and the A/D clock operates at 40 MHz. 2. Reference value. 3. Guaranteed range from AVrefl + 0.25 V to AVrefh - 0.25 V. Rev. 2.00 Sep. 10, 2008 Page 1101 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.5 Flash Memory Characteristics www..com Table 26.21 Flash Memory Characteristics Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Symbol 1 2 4 Item Programming time* * * Erase time* * * 1 2 4 Min. Typ. 1 30 250 500 2.5 2.5 5 Max. 10 100 800 1600 7 7 14 Unit ms/128 bytes ms/4 Kbyte block ms/32 Kbyte block ms/64 Kbyte block s/256 Kbytes s/256 Kbytes s/256 Kbytes Times tP tE Programming time (total)*1*2*4 Erase time (total)*1*2*4 tP tE 500*3 Programming and erase time tPE (total)*1*2*4 Reprogramming count NWEC Notes: 1. Programming and erase time vary depending on the data. 2. Programming and erase time do not include data transfer time. 3. The minimum number of times for which all characteristics are guaranteed after reprogramming (guaranteed for once to the minimum number of reprogramming times). 4. These characteristics only apply when reprogramming is performed within the range of minimum number of times. Rev. 2.00 Sep. 10, 2008 Page 1102 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics 26.6 26.6.1 Usage Note www..com Notes on Connecting VCL Capacitor This LSI includes an internal step-down circuit to automatically reduce the internal power supply voltage to an appropriate level. Between this internal stepped-down power supply (VCL pin) and the VSS pin, a capacitor (0.47 F) for stabilizing the internal voltage needs to be connected. Connection of the external capacitor is shown in figure 26.33. The external capacitor should be located near the pin. Do not apply any power supply voltage to the VCL pin. External power-supply stabilizing capacitor One 0.47-F capacitor VCL One 0.47-F capacitor VSS VCL VSS VCL One 0.47-F capacitor VSS Note: Do not apply any power supply voltage to the VCL pin. Use multilayer ceramic capacitors (one 0.47-F capacitor for each VCL pin), which should be located near the pin. Figure 26.33 Connection of VCL Capacitor Rev. 2.00 Sep. 10, 2008 Page 1103 of 1130 REJ09B0402-0200 Section 26 Electrical Characteristics www..com Rev. 2.00 Sep. 10, 2008 Page 1104 of 1130 REJ09B0402-0200 Appendix Appendix www..com A. Pin States Pin initial states differ according to MCU operating modes. Refer to section 20, Pin Function Controller (PFC), for details. Table A.1 Pin States (SH7136) Pin State Reset State Power-Down State Deep Software Type Clock Pin Name XTAL EXTAL System control RES MRES WDTOVF Operating mode control MD1 ASEMD0 FWE Interrupt NMI IRQ0 to IRQ3 IRQOUT MTU2 TCLKA to TCLKD TIOC0A to TIOC0D TIOC1A, TIOC1B TIOC2A, TIOC2B TIOC3A, TIOC3C TIOC3B, TIOC3D Z I/O Z Z I/O Z Z Z I/O Z K*1 I/O I/O I/O Z I/O Z K*1 I/O I/O I/O Z I/O Z K*1 I/O I/O I/O Z I/O Z K*1 I/O I/O Z Power-On O I I Z O* I I*3 I I Z Z Z 2 Pin Function Software Standby L I I Z O I I*3 I I I Z Z Sleep O I I I O I I*3 I I I O I Oscillation Stop Detected O I I Z O I I*3 I I I Z I POE Function Used O I I I O I I*3 I I I O I Manual O I I I O I I*3 I I I O I Standby L Z I Z O I I*3 I I Z Z Z Rev. 2.00 Sep. 10, 2008 Page 1105 of 1130 REJ09B0402-0200 Appendix Pin Function Reset State Pin State Power-Down State Deep Software Software Standby Z Sleep I/O www..com Oscillation Stop Detected Z POE Function Used Z Type MTU2 Pin Name TIOC4A to TIOC4D TIC5U, TIC5V Power-On Z Manual I/O Standby Z Z Z I I/O Z Z Z Z I I/O I Z I Z MTU2S TIOC3BS, TIOC3DS TIOC4AS to TIOC4DS Z I/O Z Z I/O Z Z TIC5US, TIC5VS Z POE POE0 to POE2, POE4 to POE6, POE8 SCI SCK0 to SCK2 RXD0 to RXD2 TXD0 to TXD2 SSU SSCK SCS SSI SSO I C2 2 I I Z Z Z Z I I I I I I Z Z Z Z Z Z Z Z Z Z Z Z Z Z I/O I O I/O I/O I/O I/O I/O I/O O O I I Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z O*1 Z Z Z Z Z Z O*1 O*1 Z Z I/O I O I/O I/O I/O I/O I/O I/O O O I I I/O I O I/O I/O I/O I/O I/O I/O O O I I I/O I O I/O I/O I/O I/O I/O I/O O O I I SCL SDA UBC RCAN-ET UBCTRG CTx0 CRx0 A/D Converter AN0 to AN3, AN8 to AN15 ADTRG Z I Z Z I I I Rev. 2.00 Sep. 10, 2008 Page 1106 of 1130 REJ09B0402-0200 Appendix Pin Function Reset State Pin State Power-Down State Deep Software Software Standby K*1 K*1 K*1 K* 1 www..com Oscillation Sleep I/O I/O I/O I/O Stop Detected I/O I/O I/O I/O POE Function Used I/O I/O Z I/O Type I/O Port Pin Name PA0 to PA15 PB2 to PB7 PE0 to PE3 PE4 to PE8, PE10 PE9, PE11 to PE15 PE16 to PE21 PF0 to PF3, PF8 to PF15 Power-On Z Z Z Z Manual I/O I/O I/O I/O Standby Z Z Z Z Z I/O Z Z I/O Z Z Z Z I/O I Z Z Z Z I/O I Z I Z I [Legend] I: Input O: Output H: High-level output L: Low-level output Z: High-impedance K: Input pins become high-impedance, and output pins retain their state. Notes: 1. Output pins become high-impedance when the HIZ bit in standby control register 6 (STBCR6) is set to 1. 2. Becomes input during a power-on reset. Pull-up to prevent erroneous operation. Pulldown with a resistance of at least 1 M as required. 3. Pulled-up inside the LSI when there is no input. Rev. 2.00 Sep. 10, 2008 Page 1107 of 1130 REJ09B0402-0200 Appendix Table A.2 Pin States (SH7137) Pin State Reset State Power-On Bus Expansion without ROM Expansion Singlewith ROM Chip Z Deep Software Software Manual Standby Standby O O I I I 3 Pin Function www..com Power-Down State Mastership Sleep Release O O I I I O I O I 4 Oscillation POE Stop Detected O O I I Z O I O I Function Used O O I I I O I O I 4 Type Clock Pin Name CK XTAL EXTAL 8 bits O O I I Z O* Z Z I I* I I Z Z O Z Z Z H Z 4 Z L Z I Z O Z Z I 4 H* L I I Z O Z Z I 4 1 O O I I I O I L I 4 System control RES MRES WDTOVF BREQ BACK O I O I I* I I I O Z O O I/O I Z O O Operating mode control MD0, MD1 ASEMD0 FWE I* I I Z Z Z Z Z Z Z Z I* I I I Z I* I I I I* I I I O Z Z Z Z Z Z 4 I* I I I Z O O I*4 I I I O O O I/O I O O Interrupt NMI IRQ0 to IRQ3 IRQOUT O 2 Address bus A0 to A17 A18, A19 Data bus Bus control D0 to D7 WAIT CS0 (PE10) CS0 (PE17), CS1 (PE18) RD (PA6) RD (PE19) Z* Z* Z Z Z* O O I/O I 2 I/O I O O 2 O O Z*2 H Z Z O O Z Z Z*2 Z* 2 O O Z Z O O O O Rev. 2.00 Sep. 10, 2008 Page 1108 of 1130 REJ09B0402-0200 Appendix Pin Function Reset State Power-On Pin State Power-Down State www..com Bus Expansion without ROM Type Bus control Pin Name WRL (PA8) WRL (PE21) MTU2 TCLKA to TCLKD TIOC0A to TIOC0D TIOC1A, TIOC1B TIOC2A, TIOC2B TIOC3A, TIOC3C TIOC3B, TIOC3D TIOC4A to TIOC4D TIC5U, TIC5V, TIC5W MTU2S TIOC3BS, TIOC3DS TIOC4AS to TIOC4DS TIC5US, TIC5VS, TIC5WS POE POE0 to POE2, Z POE4 to POE6, POE8 (PA9) I Z Z I I I I Z I Z Z I I I I Z I/O Z Z I/O I/O Z Z Z I/O Z Z I/O I/O Z Z Z I Z Z I I I I Z I/O Z Z I/O I/O Z Z Z I/O Z Z I/O I/O Z Z Z I/O Z K*1 I/O I/O I/O I/O Z I/O Z K*1 I/O I/O I/O I/O Z I/O Z K*1 I/O I/O I/O I/O Z I/O Z K*1 I/O I/O I/O Z 8 bits H Z Z Expansion Singlewith ROM Z Chip Deep Software Software Manual Standby Standby O O I Z Z Z Z*2 Z*2 Z Mastership Sleep Release O O I Z Z I Oscillation POE Stop Detected O O I Function Used O O I Rev. 2.00 Sep. 10, 2008 Page 1109 of 1130 REJ09B0402-0200 Appendix Pin Function Reset State Power-On Pin State Power-Down State www..com Bus Expansion without ROM Type SCI Pin Name SCK0 to SCK2 8 bits Z Expansion Singlewith ROM Chip Deep Software Software Manual Standby Standby I/O I O Z Z Z Z Z Z Z Z Z Z Z Z I/O I/O I/O I/O I/O I/O O Z O*1 O Z Z Z Z Z Z Z Z Z Z O Z Z O*1 Z Z Z Z Z Z O*1 O Mastership Sleep Release I/O I O I/O I/O I/O I/O I/O I/O O O I/O I O I/O I/O I/O I/O I/O I/O O RCANET CRx0 A/D Converter I/O Port AN0 to AN15 ADTRG PA0 to PA15 PB0 to PB7 PD0 to PD10 PE0 to PE3 PE4 to PE8, PE10 PE9, PE11 to PE15 PE16 to PE21 PF0 to PF15 Z Z I/O I Z Z Z Z I/O I I/O I Z I Z I Z I/O Z Z I/O I/O Z Z Z Z Z Z Z Z Z Z Z Z I I I I/O I/O I/O I/O I/O I Z Z Z Z Z Z Z I Z Z K* 1 Oscillation POE Stop Detected I/O I O I/O I/O I/O I/O I/O I/O O CTx0 Function Used I/O I O I/O I/O I/O I/O I/O I/O O Z RXD0 to RXD2 Z TXD0 to TXD2 SSU SSCK SCS SSI SSO I C2 2 Z Z Z Z Z Z Z Z Z SCL SDA UBC RCAN-ET UBCTRG CTx0 I I I I/O I/O I/O I/O I/O I I I/O I/O I/O I/O I/O CRx0 I I I/O I/O I/O I/O I/O Z I I I/O I/O I/O Z I/O K*1 K*1 K* K* 1 1 Rev. 2.00 Sep. 10, 2008 Page 1110 of 1130 REJ09B0402-0200 Appendix [Legend] I: Input www..com O: Output H: High-level output L: Low-level output Z: High-impedance K: Input pins become high-impedance, and output pins retain their state. Notes: 1. Output pins become high-impedance when the HIZ bit in standby control register 6 (STBCR6) is set to 1. 2. Becomes output when the HIZMEM bit in the common control register (CMNCR) is set to 1. 3. Becomes input during a power-on reset. Pull-up to prevent erroneous operation. Pulldown with a resistance of at least 1 M as required. 4. Pulled-up inside the LSI when there is no input. Rev. 2.00 Sep. 10, 2008 Page 1111 of 1130 REJ09B0402-0200 Appendix B. Pin States of Bus Related Signals www..com Table B.1 Pin Name CS0, CS1 RD WRL Pin States of Bus Related Signals (1) On-chip ROM Space H RH W RH W On-chip RAM Space H H H H H Address* High-Z On-chip Peripheral Module Space H H H H H Address* High-Z A19 to A0 D7 to D0 [Legend] R: W: Note: * Address* High-Z Read Write Value of external space address that was previously accessed Table B.1 Pin States of Bus Related Signals (2) External Space (Normal Space) Pin Name CS0, CS1 RD WRL R W R W A19 to A0 D7 to D0 [Legend] R: W: Enabled: 8-bit Space Enabled L H H L Address Data Read Write Chip select signals corresponding to accessed areas = Low. The other chip select signals = High. Rev. 2.00 Sep. 10, 2008 Page 1112 of 1130 REJ09B0402-0200 Appendix C. Product Code Lineup www..com Table C.1 Product Code Lineup Product Type Product Name SH7136 Classification F-ZTAT version ROM Capacity RAM Capacity Application Operating temperature Part No. Package (Package Code) LQFP1414-80 (FP-80WV) LQFP1414-100 (FP-100UV) 256 Kbytes 16 Kbytes Consumer application Industrial application -20 to +85C R5F71364AN80FPV -40 to +85C R5F71364AD80FPV -20 to +85C R5F71374AN80FPV -40 to +85C R5F71374AD80FPV SH7137 F-ZTAT version 256 Kbytes 16 Kbytes Consumer application Industrial application Rev. 2.00 Sep. 10, 2008 Page 1113 of 1130 REJ09B0402-0200 Appendix D. Package Dimensions www..com 16.0 0.2 14.0 0.1 60 61 Unit: mm 41 40 16.0 0.2 14.0 0.1 80 1 * 0.32 0.05 0.30 1.00 20 21 0.65 1.70 Max 0.13 M * 0.145 0.055 0.125 0.825 1.40 0 - 8 0.50 0.15 0.10 0.10 0.05 *Dimension including the plating thickness Base material dimension Package Code JEITA JEDEC Mass (reference value) FP-80WV Conforms 0.6 g Figure D.1 FP-80WV Rev. 2.00 Sep. 10, 2008 Page 1114 of 1130 REJ09B0402-0200 Appendix 16.0 0.2 14.0 0.1 75 76 16.0 0.2 14.0 0.1 Unit: mm 51 50 www..com 100 1 * 0.20 0.05 0.18 1.00 25 26 0.5 1.70 Max 0.08 M 1.40 * 0.145 0.055 0.125 1.00 0 - 8 0.50 0.15 0.08 0.10 0.05 *Dimension including the plating thickness Base material dimension Package Code JEITA JEDEC Mass (reference value) FP-100UV Conforms 0.6 g Figure D.2 FP-100UV Rev. 2.00 Sep. 10, 2008 Page 1115 of 1130 REJ09B0402-0200 Appendix www..com Rev. 2.00 Sep. 10, 2008 Page 1116 of 1130 REJ09B0402-0200 Main Revisions and Additions in this Edition www..com Item Table 1.1 Features of SH7136 and SH7137 Page 6 Revision (See Manual for Details) Modified Items Specification Vcc: 3.0 to 3.6 V or 4.0 to 5.5 V AVcc: 4.5 to 5.5 V Power supply * voltage * Figure 1.3 SH7137 Pin Assignments 9 Modified WDTOVF 100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 22.5.2 User Program Mode 932 Modified * Be sure to initialize both the erasing program and programming program. Initialization by setting the FPEFEQ and FUBRA parameters must be performed for both the erasing program and the programming program. Initialization must be executed for both entry addresses: (download start address for erasing program) + 32 bytes (H'FFFF9020 in this example) and (download start address for programming program) + 32 bytes (H'FFFFB020 in this example). Section 25 List of Registers Table 26.1 Absolute Maximum Ratings 1017, 1041, 1058 1063 Added Descriptions of IFCR and PFDRL registers. Modified Item Analog reference voltage Symbol AVrefh VSS PE21/WRL/TIOC4DS/TRST VCC PE20/TIOC4CS/TMS PE19/RD/TIOC4BS/TDO PE18/CS1/TIOC4AS/TDI PE17/CS0/TIOC3DS/TCK PE16/WAIT/TIOC3BS/ASEBRKAK/ASEBRK PE15/TIOC4D/IRQOUT PE14/TIOC4C VCC PE13/TIOC4B/MRES PE12/TIOC4A VSS PE11/TIOC3D VCL PE9/TIOC3B PE10/CS0/TIOC3C PE8/A15/TIOC3A PE7/A14/TIOC2B PE6/A13/TIOC2A/SCK1 PE5/A12/TIOC1B/TXD1 PE4/A11/TIOC1A/RXD1 PE3/TIOC0D/SCK0 PE2/TIOC0C/TXD0 Rev. 2.00 Sep. 10, 2008 Page 1117 of 1130 REJ09B0402-0200 Item Table 26.2 DC Characteristics Page 1065, 1066 Revision (See Manual for Details) Modified Item Supply current Normal operation Sleep Software standby www..com Symbol Min. ICC Deep software standby Typ. 80 55 8 2 3 Max. 105 85 20 30 10 40 5 0.1 Analog power supply current During A/D conversion Waiting for A/D conversion Standby AICC AIrefh 15 2 Reference power supply current During A/D conversion Waiting for A/D conversion Standby 2 VRAM 2 2.5 RAM standby voltage Rev. 2.00 Sep. 10, 2008 Page 1118 of 1130 REJ09B0402-0200 Item Table 26.3 DC Characteristics Page Revision (See Manual for Details) 1067 to Modified www..com 1069 Conditions: VCC = 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Supply current Normal operation Sleep Software standby Symbol Min. ICC Supply current Deep software standby ICC Analog power supply current During A/D conversion Waiting for A/D conversion Standby Reference power supply current During A/D conversion Waiting for A/D conversion Standby RAM standby voltage VRAM 2 2.5 2 AIrefh 15 2 0.1 AICC Typ. 80 55 8 2 3 Max. 105 85 20 30 10 40 5 Table 26.4 Permissible Output Current Values 1070 Modified Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) : Note: * IOL = 15 mA (Max.)/-IOH = 5 mA (Max.) for pins PE9, and PE11 to PE21. IOL = 8 mA (Max.) about pins SCL and SDA. However, at most six pins are permitted to have simultaneously IOL/-IOH > 2.0 mA among these pins. Rev. 2.00 Sep. 10, 2008 Page 1119 of 1130 REJ09B0402-0200 Item Page Revision (See Manual for Details) Modified www..com Table 26.5 Maximum 1071, Operating Frequency to 1072 Table 26.6 Clock Timing Conditions:VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Modified Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) : Notes: 1. The RES, MRES, NMI, BREQ, and IRQ3 to IRQ0 signals are asynchronous signals. When the setup time is satisfied, change of signal level is detected at the rising edge of the clock. If not, the detection is delayed until the next rising edge of the clock. Table 26.7 Control Signal Timing 1075 Table 26.8 Bus Timing 1078, 1079 Modified Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item CS delay time Read strobe delay time Read data setup time 1 Read data access time Symbol tCSD tRSD tRDS1 tACC* tOE*2 2 Min. 1 1/2tBcyc + 1 1/2tBcyc + 18 tBcyc x (n +1.5) - 33*1 tBcyc x (n + 1) - 31*1 Max. 18 1/2tBcyc + 18 Access time from read strobe Write strobe delay time 1 Write data delay time 1 WAIT setup time WAIT hold time tWSD1 tWDD1 tWTS tWTH 1/2tBcyc + 1 1/2tBcyc + 17 1/2tBcyc + 7 1/2tBcyc + 18 18 Table 26.9 Multi Function Timer Pulse Unit 2 (MTU2) Timing to Table 26.21 Flash Memory Characteristics 1085 to 1090, 1096 to 1102 Modified Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Rev. 2.00 Sep. 10, 2008 Page 1120 of 1130 REJ09B0402-0200 Item Table 26.14 Synchronous Serial Communication Unit (SSU) Timing Page 1092 Revision (See Manual for Details) Modified www..com Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Data input setup time Master Slave Symbol tSU Min. 30 30 Figure 26.32 Output Load Circuit 1100 Modified IOL LSI output pin DUT output CL V VREF IOH Notes: 1. CL is the total value that includes the capacitance of measurement tools. Each pin is set as follows: 20pF: CK 30pF: All other output pins 2. Test conditions include IOL = 1.6 mA and IOH = -200 A. Table 26.20 A/D Converter Characteristics 1101 Modified Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Non-linear error Offset error Full-scale error Quantization error Absolute error* 3 Min. Typ. Max. 4* 2 Unit LSB LSB LSB LSB LSB 7.5*2 7.5* 0.5* 8 2 2 Notes: 1. Conversion time per channel when the sample-and-hold circuit is not used and the A/D clock operates at 40 MHz. 2. Reference value. 3. Guaranteed range from AVrefl + 0.25 V to AVrefh - 0.25 V. Rev. 2.00 Sep. 10, 2008 Page 1121 of 1130 REJ09B0402-0200 Item Table 26.21 Flash Memory Characteristics Page 1102 Revision (See Manual for Details) Modified www..com Conditions: VCC = 3.0 V to 3.6 V or 4.0 V to 5.5 V, AVCC = 4.5 V to 5.5 V, AVrefh = 4.5 V to AVCC, VSS = PLLVSS = AVSS = AVrefl = 0 V, Ta = -20C to +85C (consumer applications), Ta = -40C to +85C (industrial applications) Item Erase time*1*2*4 Symbol Min. tE Typ. 30 Max. 100 Unit ms/4 Kbyte block 250 800 ms/32 Kbyte block 500 1600 ms/64 Kbyte block Programming time (total)*1*2*4 tP Erase time (total)* * * 1 2 4 5 2.5 5 2.5 10 5 3 14 7 14 7 14 14 s/512 Kbytes s/256 Kbytes s/512 Kbytes s/256 Kbytes s/512 Kbytes s/256 Kbytes Times tE Programming and erase time (total)*1*2*4 Reprogramming count tPE NWEC 500* Rev. 2.00 Sep. 10, 2008 Page 1122 of 1130 REJ09B0402-0200 Index www..com A A/D conversion time............................... 704 A/D converter (ADC) ............................. 685 A/D converter activation......................... 422 A/D converter activation by MTU2 and MTU2S ................................................... 705 A/D converter characteristics................ 1101 A/D converter start request delaying function................................................... 405 Absolute accuracy................................... 709 Absolute maximum ratings................... 1063 AC bus timing....................................... 1078 AC characteristics................................. 1071 AC characteristics measurement conditions ............................................. 1100 Access in view of LSI internal bus master ..................................................... 234 Access size and data alignment .............. 220 Access wait control................................. 224 Address error .............................. 81, 90, 988 Address map ........................................... 205 Address map for each mailbox ............... 729 Address map for the operating modes ...... 52 Addressing modes..................................... 26 Arithmetic operation instructions ............. 39 Asynchronous mode ....................... 533, 566 Bus clock (B) .......................................... 55 Bus release state........................................ 47 Bus state controller (BSC) ...................... 203 C Calculating exception handling vector table addresses .......................................... 78 CAN interface ......................................... 727 Chain transfer.......................................... 185 Changing frequency .................................. 69 Clock (MI) for the MTU2S module ........ 55 Clock (MP) for the MTU2 module ......... 55 Clock frequency control circuit................. 57 Clock operating mode ............................... 60 Clock pulse generator (CPG) .................... 55 Clock synchronous mode ................ 533, 576 Clock synchronous serial format (I2C2) ...................................................... 670 Clock timing ......................................... 1072 CMT interrupt sources ............................ 719 Compare match timer (CMT) ................. 713 Complementary PWM mode .................. 361 Conflict between NMI interrupt and DTC activation........................................ 200 Connecting crystal resonator..................... 70 Continuous scan mode ............................ 701 Control signal timing ............................ 1075 Controller area network (RCAN-ET)...... 723 CPU........................................................... 17 Crystal oscillator ....................................... 57 CSn assert period extension .................... 226 B Bit synchronous circuit ........................... 681 Block transfer mode................................ 184 Boot mode .............................................. 918 Branch instructions ................................... 43 Break comparison conditions ................. 121 Break detection and processing .............. 595 Break on data access cycle ..................... 146 Bus arbitration ........................................ 230 D Data transfer controller (DTC)................ 157 Data transfer instructions .......................... 37 Rev. 2.00 Sep. 10, 2008 Page 1123 of 1130 REJ09B0402-0200 DC characteristics................................. 1064 Dead time compensation ........................ 416 Deep software standby mode................ 1003 Definitions of A/D conversion accuracy.................................................. 709 Divider...................................................... 57 DTC activation ....................................... 421 DTC activation by interrupt.................... 196 DTC activation sources .......................... 170 DTC bus release timing .......................... 192 DTC execution status.............................. 190 DTC interface ......................................... 781 DTC vector address ................................ 172 H Halt mode................................................ 769 www..com Hardware protection ............................... 937 I I/O ports .................................................. 853 I2C bus format......................................... 660 I2C bus interface 2 (I2C2)........................ 641 ID Reorder .............................................. 738 Illegal slot instructions.............................. 86 Immediate data formats............................. 23 Initial user branch processing time ......... 947 Initial values of control register ................ 21 Initial values of general register................ 21 Initial values of system register ................ 21 Initiation intervals of user branch processing ............................................... 947 Input sampling and A/D conversion time ......................................................... 703 Instruction formats .................................... 29 Instruction set............................................ 33 Interrupt controller (INTC) ....................... 93 Interrupt exception handling vector table ........................................................ 108 Interrupt priority ....................................... 84 Interrupt response time ........................... 116 Interrupt sequence................................... 112 Interrupts................................................... 83 IRQ interrupts ......................................... 106 E Error protection ...................................... 938 Exception handling ................................... 75 Exception handling state........................... 47 External clock input method..................... 71 External pulse width measurement......... 415 External trigger input timing .................. 706 F Features of instructions............................. 23 Flash memory ......................................... 881 Flash memory characteristics ............... 1102 Flash memory configuration................... 887 Flash memory emulation in RAM .......... 940 Flow of the user break operation ............ 144 Full-scale error........................................ 709 Function for detecting oscillator stop ....... 72 L List of registers ..................................... 1007 Local acceptance filter mask (LAFM) .... 735 Location of transfer information and DTC vector table..................................... 170 Logic operation instructions ..................... 41 G General illegal instructions ....................... 86 General registers ....................................... 19 Global-base register (GBR) ...................... 20 Rev. 2.00 Sep. 10, 2008 Page 1124 of 1130 REJ09B0402-0200 M Mailbox................................................... 726 Mailbox control ...................................... 726 Mailbox structure.................................... 730 Manual reset ............................................. 80 MCU extension mode ............................... 51 MCU operating modes.............................. 49 Message control field.............................. 731 Message data fields................................. 736 Message receive sequence ...................... 776 Message transmission sequence.............. 773 Micro processor interface (MPI)............. 726 Module standby mode........................... 1004 Module standby mode setting ..............199, 597, 639, 683, 720, 988 MTU2 functions ..................................... 240 MTU2 interrupts ..................................... 420 MTU2 output pin initialization ............... 452 MTU2-MTU2S synchronous operation ................................................. 409 MTU2S functions ................................... 486 Multi-function timer pulse unit 2 (MTU2)................................................... 239 Multi-function timer pulse unit 2S (MTU2S) ................................................ 485 Multiply and accumulate registers (MACH and MACL) ................................ 21 Multiprocessor communication function................................................... 585 Notes on connecting VCL capacitor ....... 1103 Notes on noise countermeasures ............. 712 www..com Notes on register access (WDT) ............. 529 Notes on slot illegal instruction exception handling .................................... 91 O Offset error.............................................. 709 On-board programming mode................. 918 On-chip peripheral module interrupts ..... 107 Operating clock for each module .............. 58 P Package dimensions .............................. 1114 PC trace................................................... 148 Peripheral clock (P)................................. 55 Pin function controller (PFC).................. 785 Pin states of bus related signals............. 1112 Pin states of this LSI in each processing state ..................................... 1105 Port output enable (POE) ........................ 493 Power-down modes................................. 989 Power-down state...................................... 47 Power-on reset .......................................... 79 Procedure register (PR)............................. 21 Product code lineup............................... 1113 Program counter (PC) ............................... 21 Program execution state ............................ 47 Programmer mode................................... 986 N NMI interrupt.......................................... 106 Noise filter .............................................. 674 Nonlinearity error ................................... 709 Normal space interface ........................... 221 Normal transfer mode ............................. 181 Note on changing operating mode ............ 54 Note on crystal resonator .......................... 73 Notes on board design ...................... 73, 711 Q Quantization error ................................... 709 R RAM ....................................................... 987 Rev. 2.00 Sep. 10, 2008 Page 1125 of 1130 REJ09B0402-0200 RCAN-ET bit rate calculation ................ 748 RCAN-ET interrupt sources ................... 780 RCAN-ET memory map......................... 728 RCAN-ET reset sequence....................... 768 Reconfiguration of Mailbox ................... 778 Register ABACK0 ............................................ 762 ADANSR_0 and ADANSR_1............ 696 ADCR_0 and ADCR_1 ...................... 690 ADDR0 to ADDR15 .......................... 697 ADSR_0 and ADSR_1 ....................... 693 ADSTRGR_0 and ADSTRGR_1 ....... 694 BAMRA ............................................. 125 BAMRB.............................................. 131 BARA................................................. 125 BARB ................................................. 130 BBRA ................................................. 126 BBRB ................................................. 134 BCR0, BCR1 ...................................... 745 BDMRA ............................................. 129 BDMRB.............................................. 133 BDRA................................................. 128 BDRB ................................................. 132 BETR.................................................. 141 BRCR ................................................. 136 BRDR ................................................. 143 BRSR.................................................. 142 BSCEHR..................................... 169, 216 CMCNT.............................................. 717 CMCOR.............................................. 717 CMCSR .............................................. 715 CMNCR.............................................. 209 CMSTR .............................................. 715 CRA.................................................... 164 CRB .................................................... 165 CS0BCR and CS1BCR....................... 211 CS0WCR and CS1WCR .................... 214 DAR (DTC) ........................................ 163 DPFR .................................................. 902 DTCCR............................................... 167 Rev. 2.00 Sep. 10, 2008 Page 1126 of 1130 REJ09B0402-0200 DTCERA to DTCERE........................ 166 DTCVBR ............................................ 169 www..com FCCS................................................... 894 FEBS................................................... 913 FECS................................................... 897 FKEY.................................................. 898 FMATS ............................................... 899 FMPAR............................................... 908 FMPDR............................................... 909 FPCS ................................................... 897 FPEFEQ.............................................. 904 FPFR ................................... 907, 910, 914 FRQCR ................................................. 65 FTDAR ............................................... 900 FUBRA ............................................... 905 GSR..................................................... 743 ICCR1 ................................................. 645 ICCR2 ................................................. 648 ICDRR ................................................ 658 ICDRS................................................. 658 ICDRT ................................................ 658 ICIER.................................................. 652 ICMR .................................................. 650 ICR0...................................................... 97 ICSR ................................................... 654 ICSR1 ................................................. 498 ICSR2 ................................................. 503 ICSR3 ................................................. 508 IFCR ................................................... 851 IMR..................................................... 755 IPRA, IPRD to IPRF and IPRH to IPRL.................................................... 103 IRQCR .................................................. 98 IRQSR................................................. 100 IRR...................................................... 750 MBIMR0............................................. 764 MCR ................................................... 737 MRA ................................................... 160 MRB ................................................... 161 NF2CYC ............................................. 659 OCSR1................................................ 501 OCSR2................................................ 506 OSCCR ................................................. 68 PACRL1 ............................................. 804 PACRL2 ............................................. 804 PACRL3 ............................................. 804 PACRL4 ............................................. 804 PADRL ............................................... 856 PAIORL.............................................. 804 PAPRL................................................ 858 PBCRL1 ............................................. 819 PBCRL2 ............................................. 819 PBDRL ............................................... 860 PBIORL.............................................. 819 PBPRL................................................ 863 PDCRL1 ............................................. 828 PDCRL2 ............................................. 828 PDCRL3 ............................................. 828 PDCRL4 ............................................. 828 PDDRL ............................................... 866 PDIORL.............................................. 827 PDPRL................................................ 867 PECRH1 ............................................. 834 PECRH2 ............................................. 834 PECRL1.............................................. 834 PECRL2.............................................. 834 PECRL3.............................................. 834 PECRL4.............................................. 834 PEDRH ............................................... 871 PEDRL ............................................... 871 PEIORH.............................................. 833 PEIORL .............................................. 833 PEPRH................................................ 874 PEPRL ................................................ 874 PFDRL................................................ 878 POECR1 ............................................. 511 POECR2 ............................................. 513 RAMCR.............................................. 999 RAMER.............................................. 916 REC .................................................... 755 RFPR0................................................. 763 RXPR0 ................................................ 762 www..com SAR (DTC) ......................................... 163 SAR (I2C2).......................................... 657 SCBRR (SCI)...................................... 553 SCRDR ............................................... 537 SCRSR (SCI) ...................................... 537 SCSCR (SCI) ...................................... 541 SCSDCR ............................................. 552 SCSMR (SCI) ..................................... 538 SCSPTR (SCI) .................................... 550 SCSSR ................................................ 544 SCTDR................................................ 538 SCTSR (SCI) ...................................... 537 SPOER ................................................ 510 SSCR2................................................. 612 SSCRH................................................ 603 SSCRL ................................................ 605 SSER................................................... 607 SSMR.................................................. 606 SSRDR0 to SSRDR3 .......................... 614 SSSR ................................................... 609 SSTDR0 to SSTDR3........................... 613 SSTRSR .............................................. 615 STBCR1.............................................. 992 STBCR2.............................................. 993 STBCR3.............................................. 994 STBCR4.............................................. 996 STBCR5.............................................. 997 STBCR6.............................................. 998 TADCOBRA_4................................... 298 TADCOBRB_4................................... 298 TADCORA_4 ..................................... 298 TADCORB_4 ..................................... 298 TADCR............................................... 295 TBTER................................................ 323 TBTM ................................................. 290 TCBR .................................................. 320 TCDR.................................................. 319 TCNT .................................................. 299 Rev. 2.00 Sep. 10, 2008 Page 1127 of 1130 REJ09B0402-0200 TCNTCMPCLR ................................. 276 TCNTS ............................................... 318 TCR .................................................... 250 TCSYSTR........................................... 304 TDDR ................................................. 319 TDER.................................................. 325 TEC .................................................... 755 TGCR ................................................. 316 TGR .................................................... 299 TICCR ................................................ 291 TIER ................................................... 277 TIOR................................................... 257 TITCNT.............................................. 322 TITCR ................................................ 320 TMDR ................................................ 254 TOCR1 ............................................... 309 TOCR2 ............................................... 312 TOER.................................................. 308 TOLBR............................................... 315 TRWER .............................................. 307 TSR..................................................... 282 TSTR .................................................. 300 TSYCR ............................................... 293 TSYR.................................................. 302 TWCR ................................................ 326 TXACK0 ............................................ 761 TXCR0 ............................................... 760 TXPR1, TXPR0.................................. 758 UMSR................................................. 765 WTCNT.............................................. 526 WTCSR .............................................. 527 Register address table (in the order from lower addresses) ...... 1008 Register bit list...................................... 1029 Register data format.................................. 22 Register states in each operating mode ..................................................... 1050 Repeat transfer mode .............................. 182 Reset state................................................. 47 Reset-synchronized PWM mode ............ 358 Rev. 2.00 Sep. 10, 2008 Page 1128 of 1130 REJ09B0402-0200 RISC-type ................................................. 23 www..com S SCI interrupt sources .............................. 591 SCSPTR and SCI pins ............................ 592 Sending a break signal ............................ 595 Sequential break...................................... 147 Serial communication interface (SCI)..... 533 Shift instructions ....................................... 42 Single chip mode ...................................... 51 Single-cycle scan mode........................... 699 Sleep mode.................................... 769, 1000 Software protection................................. 938 Software standby mode......................... 1001 SSU Interrupt sources ............................. 638 SSU mode ............................................... 621 Stack after interrupt exception handling .................................................. 115 Stack states after exception handling ends ........................................................... 88 Status register (SR) ................................... 19 Synchronous serial communication unit (SSU) ...................................................... 599 System control instructions....................... 44 T Target pins and conditions for highimpedance control................................... 516 Test mode settings .................................. 766 Time quanta is defined............................ 745 Transfer clock ......................................... 616 Transfer information read skip function ................................................... 180 Transfer information writeback skip function ................................................... 181 Trap instructions ....................................... 85 U User boot mode....................................... 932 User break controller (UBC) .................. 121 User break interrupt ................................ 107 User break on instruction fetch cycle ..... 145 User MAT............................................... 888 User program mode ................................ 922 Using interval timer mode ...................... 531 Using watchdog timer mode ................... 530 V Vector numbers and vector table address www..com offsets........................................................ 77 Vector-base register (VBR) ...................... 20 W Wait between access cycles .................... 227 Watchdog timer (WDT) .......................... 523 Rev. 2.00 Sep. 10, 2008 Page 1129 of 1130 REJ09B0402-0200 www..com Rev. 2.00 Sep. 10, 2008 Page 1130 of 1130 REJ09B0402-0200 www..com Renesas 32-Bit RISC Microcomputer Hardware Manual SH7137 Group Publication Date: Rev.1.00, Sep. 21, 2007 Rev.2.00, Sep. 10, 2008 Published by: Sales Strategic Planning Div. Renesas Technology Corp. Edited by: Customer Support Department Global Strategic Communication Div. Renesas Solutions Corp. 2008. Renesas Technology Corp., All rights reserved. Printed in Japan. www..com Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 http://www.renesas.com Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 Colophon 6.2 www..com www..com SH7137 Group Hardware Manual |
Price & Availability of R5F7136
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |